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ABSTRACT
The main goal of a real-time operating system (RTOS) is to provide foun-
dations for guaranteeing deterministic or probabilistic timing requirements
of real-time systems. In that regard, scheduling the CPU time has been
the core aspect of any RTOS, as it directly contributes to satisfying timing
requirements of real-time systems.
In recent years, however, the emergence of multicore processor architecture
and the growing number of battery powered devices make other aspects—
such as contention in concurrently shared hardware resources and power
consumption—also critical in providing required real-time performance. Man-
agement of concurrently shared hardware resources—such as shared caches,
DRAM controllers, DRAM modules, hardware prefetchers—is important be-
cause contention in the shared resources can significantly degrade applica-
tions’ execution times. Power (energy) management is also important be-
cause power-saving techniques typically have significant performance impli-
cations.
This dissertation describes new OS level mechanisms and policies that con-
trol the shared hardware resources in commodity processors in ways that im-
prove performance isolation and reduce energy consumption of real-time sys-
tems. These techniques enhance a RTOS’s resource management capability
so that it can be flexibly tailored to meet challenging real-time requirements
without significantly compromising overall performance or wasting energy.
Contributions of this dissertation include the following: (1) The design,
prototype implementation, and performance evaluation of an efficient fine-
grained memory bandwidth reservation system called MemGuard that im-
proves performance isolation of multicore based real-time systems. (2) The
design, model validation, and performance evaluation of the MultiDVFS
scheme that jointly optimizes CPU and memory frequencies/voltages for real-
time systems.
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The main goal of a real-time operating system (RTOS) is to provide founda-
tions for guaranteeing deterministic or probabilistic timing requirements of
real-time systems. One of the most important factors affecting the temporal
aspect of a real-time system is how the CPU time is multiplexed—i.e., CPU
scheduling—among multiple applications in the system. Therefore, CPU
scheduling has been a core functionality of any existing RTOSs.
In recent years, however, underlying processor architecture of computing
systems is experiencing a paradigm shift to more power efficient, more inte-
grated, and multicore based architecture. Because many modern embedded
systems, such as Unmanned Aerial Vehicle (UAV) systems, need both high
performance and low-power consumption, such transition can be a desirable
thing for the real-time embedded system community. The transition, how-
ever, raises enormous challenges for RTOSs in providing necessary real-time
guarantees.
1.1 Resource Management Challenges
In modern multicore architecture, many hardware resources—e.g., shared
cache, hardware prefetchers, and memory controller—are shared among the
cores. While sharing such resources generally improves overall efficiency,
contention in the shared resources can significantly increases task execution
times, often by multiple factors as reported by many researchers [2, 3, 4, 5, 6].
Such high variation in execution times is a serious problem for critical real-
time embedded systems as timing properties of applications can be altered
by other unrelated co-running applications on other cores. The impact of
resource contention can be even more severe in the future, as the number of
cores that share the resources increases.
1
Furthermore, the ubiquity of battery powered devices (such as mobile
phones, tablets, and smart sensors) and concerns over energy bill in sever
systems make CPU vendors to invent various power saving techniques such as
dynamic voltage frequency scaling (DVFS). These power saving techniques,
however, generally have significant performance implication, further compli-
cating RTOSs in providing adequate real-time performance.
1.2 Contributions
In this thesis, I propose new OS level mechanisms and policies that control
shared hardware resources in commodity multicore processors in ways that
improve performance isolation and reduce energy consumption of real-time
systems.
First, I propose an OS level memory bandwidth management system that
provides memory bandwidth reservation among concurrently accessing cores
in multicore systems. The solution has been implemented in a real OS
(Linux) kernel and has demonstrated that significantly improve performance
isolation in real multicore platforms. I also provide an analytic framework to
analyze worst-case schedulability of the task system under a memory band-
width regulated system.
Second, I propose a dynamic voltage and frequency scaling (DVFS) tech-
nique that jointly adjust both CPU and memory frequencies to reduce energy
consumption while meeting the deadlines. We present both simulation and
experimental results on a real hardware platform that demonstrate its effec-
tiveness in conserving energy while satisfying real-time requirements.
I believe the proposed solutions are important foundations for current and
future RTOSs as they provide flexible and powerful tools to deliver adequate
real-time performance on commodity hardware platforms.
1.3 Organization
Chapter 2 reviews necessary background and previous work.
Chapter 3 presents a memory bandwidth management system providing
memory performance isolation on multicore platforms.
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Chapter 4 presents a response time analysis framework for memory band-
width regulated multicore platforms.
Chapter 5 presents a frequency assignment scheme that manages multiple
DVFS capable components for real-time systems.
3
CHAPTER 2
BACKGROUND AND PREVIOUS WORK
In this chapter, we describe some necessary background about modern pro-
cessor architecture and discuss challenges for real-time operating systems
(RTOSs). We also review past work on managing shared hardware resources
and power in the context of real-time systems.
2.1 Real-Time Operating Systems
Real-time systems can be defined as the systems that have deterministic or
probabilistic timing requirements. To satisfy these requirements, the CPU
scheduling algorithm and its analysis technique has been one of the most
important factors in the design of a real-time system. The CPU scheduler,
therefore, has been a key component in any RTOS [7, 8, 9, 10, 11, 12, 13,
14, 15, 16, 17, 18, 19, 20].
The most common CPU scheduling algorithm for a RTOS is the fixed
priority (FP) based preemptive scheduling algorithm. It is easy to implement
in an OS and the rate-monotonic (RM) priority assignment policy and its
analysis methods has been successfully applied to many industries, such as
avionics [21]; therefore, most commercial RTOSs are primarily based on FP
schedulers [12, 13, 14, 15] as well as many academic RTOSs [7, 8, 10, 11].
The earliest-deadline-first (EDF) algorithm is another well-established CPU
scheduling algorithm, especially in academia. Unlike FP, it dynamically
change priority of a task based on its deadline so that the most urgent task
will be scheduled which offers the optimal CPU utilization bound. Despite
its popularity in academia, its adoption in commercial RTOSs has been very
limited. One reason is that it is more complex to implement in an OS.
Another, perhaps more important, reason is that it performs poorly in an
overload situation while FP shows more robust behavior in such a situation.
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The EDF scheduler has been implemented in several academic RTOSs [16]
and more recently in Linux [17, 18, 19, 20] and the Xen hypervisor [22].
Some RTOSs additionally employ partition scheduling algorithms [12, 13,
14, 15]. A partition scheduling algorithm divides time into a set of partitions
for stronger temporal protection between partitions. Inside each partition,
however, tasks are scheduled using a traditional priority based scheduling
algorithm. In avionics systems, partition scheduling is required [23], and
there are many other use-cases that such scheduler can be beneficial [24].
For a chosen RTOS (and its scheduling algorithm), it is possible to perform
a timing analysis if each real-time task’s worst-case execution time (WCET)
is known for the interested real-time system. Therefore, it is important to
correctly identify the proper WCETs: Too optimistic WCETs would risk vi-
olating real-time requirements; too pessimistic WCETs would under-utilize
computing resources. For reasons such as out-of-order execution and branch
prediction, it has been a hard problem already in unicore based processors
[25], but it is even more difficult problem in modern multicore based pro-
cessors, in which even more sharing and concurrent interferences must be
accounted. We now discuss the challenges that affect task execution times
on modern embedded processors in the subsequent subsection.
2.2 Modern Multiprocessor System-On-Chip
The defining characteristics of modern processor architecture can be summed
as multicore and power consumption. In the middle of the first decade of
the 21st century, increasing clock speed to improve performance has reached
its limit due to thermal and power constraints [26]. Since then, chip manu-
facturers began to add more cores in a chip to gain more performance. In-
creasing popularity of mobile devices and the concerns about energy effi-
ciency in datacenter server systems further motivate the chip manufacturers
to develop more energy efficient architecture. As a result, modern processor
architecture integrates multiple processing cores, multiple levels of caches and
memory controllers into a single chip (called multiprocessor system-on-a-chip
or MPSoC) to provide more performance and consume less power.
Figure 2.1 shows the block diagram of a MPSoC, which is used in mobile
devices such as tablets and smartphone systems. It integrates four ARM9
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Figure 2.1: A typical multicore processor (Nvidia Tegra3 processor).
cpu cores, a 2MB shared L2 cache, a memory controller, GPU cores, and
many other special hardware blocks, all in a single processor die offering
great computational power for embedded systems, while only consumes less
than 2 watt of power [26].
Improved throughput and high energy efficiency of modern MPSoCs can
benefit many high-end real-time embedded systems. For example, a Un-
manned Aerial Vehicle (UAV) that demand high computing performance can
minimize size, weight, and power consumption—known as SWaP properties—
by using such an efficient MPSoC processor [27, 28]. There are, however,
significant challenges that should be addressed by RTOSs for applying them
to real-time systems.
The first challenge is to understand and manage performance/execution
time impact of shared micro-architectural hardware resources in modern
SoCs. This is crucial because guaranteeing timing is a key requirement for
real-time systems. Many researchers have shown that contentions in shared
resources can dramatically degraded applications’ performance on multicore
processors [2, 29, 5, 30, 6, 4, 3]. First, it is well known that the space
competition in shared caches can cause significant performance degradation
because a task’s cache entries can be evicted by other unrelated tasks on
different cores. For example, Kim et al. showed it can cause up to 9.5x
increase in last level cache (LLC) and 2.7X execution time slowdown in a
dual-core CMP[2]. Mancuso et al. also showed up to 2.5X WCET increase
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due to cache contention in a dual core ARM processor [30]. Shared DRAM
controllers (and connected DRAM devices) are another important sources
of contention. In fact, Zhuravlev et al. showed the contention in access-
ing data in DRAM influenced more than the contention in shared cache for
many SPEC benchmarks [4]. Other studies that investigated the impact of
DRAM controller sharing (without using shared caches) [6, 1, 31, 32] also
clearly showed its significant performance impact. For example, Mutlu et al.
showed up to 5.2X slowdown due to the contention in the DRAM controller in
a dual-core platform [1]. Such high performance impact—multiple factors of
slowdown—is generally unacceptable for real-time systems where execution
times of critical real-time tasks must be guaranteed. For example, to analyze
safety aspects, Avionics software platforms are required to provide isolated
execution environments, called partitions, that any unintentional interaction
between different partitions must be avoided [23, 27]. It is, however, difficult
to meet when WCET can increase by several factors by activities on other
cores which run different partitions.
The second challenge is how a RTOS can minimize power/energy con-
sumption of a real-time system without violating its real-time requirements.
While processor manufacturers are busy reducing power consumption of their
processors by means of various hardware techniques (e.g., manufacturing
process improvement and automatic power-gating), they also expose several
mechanisms—namely, dynamic voltage/frequency scaling and multiple sleep
states, known as DVFS and DPM respectively—to RTOS designers so that
they can be tuned more effectively leveraging OS and task level information
that is not available to hardware. While these mechanisms can save power
and energy consumption, they also have significant performance implications.
The fact that shared hardware resources, such as DRAM modules, consume
significant power, which is comparable to CPU as shown in [33], and often
provide power saving mechanisms, similar to CPU cores, further complicates
the problem.
Therefore a great care must be taken in utilizing these power saving mech-
anisms to reduce energy consumption of real-time systems.
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2.3 Shared Resource Management
CPU scheduling: In a unicore processor, only one task runs at a time and
it can exclusively use the entire hardware resources in the processor until
it is preempted by another task. Therefore, the amount of time a task is
scheduled on the CPU directly determines the amount of computation it
perform, excluding overhead involved in task switching (including cache and
pipeline effects). Based on this premise, schedulability of periodic real-time
tasks using either a static priority or a dynamic priority based scheduler
can be analyzed, assuming each task’s period and WCET are known [34,
35]. Aperiodic tasks can be accommodated into the analysis of periodic
task systems by running them through real-time servers such as Sporadic
Server [36] and Constant Bandwidth Server (CBS) [37] for RM and EDF
respectively.
Scheduling theories and RTOS implementations have long been extended
to support multi processors [38, 39, 18, 14, 15, 12]. However, these results
generally do not consider contention in shared hardware resources, which can
increase tasks’ execution times by several factors.
Cache management: In the real-time community, managing shared
cache in multicore platforms has been a major research focus in recent days to
address the problem of execution time impact due to cache space contention
in order to predictability [30, 40]. For more general purpose computing sys-
tems, cache space contention has been extensively studied in order to improve
fairness and throughput [41, 2, 29, 42, 43]. The majority of the work focuses
on space competetion by partitioning the cache space appropriately, with an
exception of [41] which focuses on bandwidth compeition in shared caches. In
partitioning cache space, a popular technique is Page Coloring. Page coloring
is an OS level technique using MMU hardware block; it divides the physical
address space into a small number of colors (the number of available colors
is determined by the specific cache organization.) and the pages having dif-
ferent colors can not evict each other from the cache. By carefully assigning
the colors in allocating pages, the OS can avoid cache eviction problem. This
technique can be applied to any hardware platform having MMU hardware.
Please refer [30, 42] for more detailed explanation about page coloring. Other
techniques are based on hardware supported cache-way/line locking mech-
anisms. Compared to page coloring, these hardware supported techniques
8
can provide more fine-grain control but they are architecture specific. For
example, Intel processors do not support any of these locking mechanisms
while many embedded processors from ARM and Freescale support these
features [44, 45, 46].
Recent work by Mancuso et al. proposed a framework that leverages cache
coloring and locking to flexibly manage cache space for hard real-time appli-
cations on multicore platforms [30]. Ward et al. also utilized coloring and
locking disciplines and proposed a cache scheduling method for predictable
real-time system [40].
For more general purpose systems, Zhang et al. proposed a page coloring
based technique to improve fairness in multi programmed multicore envi-
ronment [42]. Ding et al. also proposed a page coloring based technique
to minimize destructive cache pollution due to unproductive buffer cache
usage [43]. Another large body of work proposed various hardware level
modifications of shared cache to improve fairness and throughput [29, 41, 2].
DRAMmanagement: For improving performance predictability in main
memory (DRAM), bandwidth and access latency are generally considered
more important than space competition because the DRAM size is typically
bigger than the size of applications of a real-time system. Most work, there-
fore, focuses on bandwidth and latency aspects of DRAM. DRAM bandwidth
is different from CPU bandwidth in the sense that achievable bandwidth de-
pends on how multiple memory resources, called banks, are utilized. Like-
wise, DRAM access latency also varies depending on the states of DRAM
chips and scheduling at DRAM controllers (More details concerning inner
working of DRAM can be found in Chapter 3.) It is, therefore, difficult to
provide performance guarantees in accessing DRAM. To solve this problem,
several predictable DRAM controllers were proposed for real-time systems
[47, 48, 49, 50].
Akesson et al. proposed Predator DRAM controller that provides band-
width guarantees for multiple requesting hardware components [47]. It uses
a close-row policy and, it accesses all DRAM banks simultaneously, for each
memory request, in order to eliminate DRAM state dependent access latency
variation without losing too much bandwidth. In order to provide latency
and bandwidth guarantees, it uses an arbitration scheme, called CCSP [51],
which combines a version of latency-rate (LR) server [52] and a static priority
based scheduler. Paolieri et al. also proposed a memory controller design,
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called AMC, for hard real-time systems [48]. It also uses a close-row policy
and accesses all banks at a time to eliminate DRAM state dependent la-
tency variation. Its arbitration scheme is, however, different in that it uses a
round-robin arbitration scheme. They argue that the round-robin arbitration
is better suited for typical hard real-time tasks, while the CCSP arbiter may
be better suited for stream oriented multimedia workloads.
Both AMC and Predator use a close-row policy and access all banks at
a time to achieve both predictability and good bandwidth utilization. The
downside of this approach is, however, the access granularity can be much
bigger than the cache-line size of the CPU, hence potentially wasting band-
width. To solve this problem, Zheng et al. [50] proposed a new DRAM
controller that uses a open-row policy and per-core private bank mapping.
Because row-hit memory accesses in the open-row policy is much faster than
row-miss accesses, the average WCET characteristic is improved especially
for those have high row-hit ratio. The limitation of this approach is, however,
cores cannot share memory due to private banking, preventing its adoption
in commodity multi-core hardware platforms. Reineke et al. also adopted a
private banking based approach in their PRET DRAM controller [53]. This
work is intended to be used in PRET architecture [54, 55] that is designed
from the ground up to support time predictability at the level of hardware
architecture.
In more general purpose computing systems, DRAM controllers are studied
in order to improve fairness and throughput. Nesbit et al. applied the
network fair queuing theory in designing DRAM controller [32]. Rafique et
al. also applied a different version of fair queuing algorithm, namely start-
time fair queuing, and they also proposed a feedback-based adaptive policy
to maintain desired memory access latency [56]. Multlu et al. proposed
DRAM controller designs that employ several different heuristic algorithms
for improving fairness [1, 31].
While these DRAM controller designs provide solutions to improve pre-
dictability, isolation, and fairness at the hardware level, the focus of this
thesis is software based solutions that can be applied in commodity hard-
ware platforms.
Resource sharing aware scheduling: In handling the challenges arise
from the contention in shared resources, another line of research is resource
sharing aware CPU scheduling. The basic idea is to take the effect of re-
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source sharing into account in making scheduling decisions in order to im-
prove predictability (for real-time systems), and/or fairness and throughput
(for general purpose systems).
Modern MPSoCs equip hardware performance counters that can be con-
figured to measure various micro-architectural statistics such as cache-misses
and retied instructions. By utilizing these counters, schedulers can gather
many useful data to make better scheduling decisions. There are generally
two different scheduling goals: space control and rate control.
First, controlling space is about deciding which task to run which core.
For example, one may want to schedule a “light” task (which uses small
cache space) and a “heavy” task (which uses large cache space) on a dual
core that share a LLC, instead of scheduling two heavy tasks. This kind
of scheduling techniques were first emerged for efficient scheduling on Si-
multaneous Multithreading (SMT) processors [57, 58], and more recently for
Chip Multiprocessors (CMP) 1 [59, 3, 4, 60]. An in-depth survey of vari-
ous proposals can be found in [61]. Generally, their main goal is to find a
mapping between tasks and cores in the system that minimizes contention
in the given shared resources, hence maximizing overall throughput. In the
real-time system community, Calandrino et al. adopted a space control ap-
proach [62, 63]. In this work, the goal is to find a subset of tasks that can
be efficiently co-scheduled in multiple cores—i.e., not causing cache eviction
of each other—while still meeting real-time constraints of all tasks. They
proposed several heuristic algorithms [62] and later implemented their best
heuristic algorithm in Linux [63], demonstrating practical effectiveness of the
approach.
Another approach for a RTOS is controlling rate of each task in the system.
By controlling the rate of a task, we mean controlling the task’s execution
speed as a mean of indirectly controlling the task’s access rate of shared re-
sources. It can be done in several ways: One way is leveraging hardware
features such as DVFS and duty-cycle modulation [64]; another way is de-
veloping software level methods, likely at OS kernel level, to control speed
of execution [65, 6]. Either way, the basic idea is if a task executes slowly,
its use of shared resources also reduces, consequently cause less contention
to competing tasks that share the resources. Bellosa [65, 66] was the first
1we use the terms “CMP” and “MPSoC” interchangeably
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to propose this approach. He modified a TLB miss handler to slowdown the
execution speed (by adding idle loops inside the handler) in order to provide
more memory bandwidth for multimedia applications. More recently, Her-
drich et al. proposed a rate control based approach which uses both DVFS
and CPU duty cycle modulation mechanisms to slowdown the low priority
tasks’ progresses [64]. Ebrahimi et al. proposed a cache controller level
throttling mechanism for improving fairness [67] among competing cores.
2.4 Power Management
Dynamic Voltage/Frequency Scaling: There is a significant amount of
previous work focusing on static DVFS schemes for real-time tasks under RM
or EDF scheduling [68, 69, 70, 71]. Aydin and Melhem [71] formulated an
energy minimization problem and proposed an algorithm to find the optimal
static frequency assuming that individual tasks that have different power
characteristics. Jejurikar and Gupta [70] proposed an energy model in which
the deadline was not equal to the period, and presented methods for finding
weak-optimal slowdown factors for scheduling periodic tasks.
On-line slack time reclamation has been another realm of DVFS research.
Pillai and Shin [72] proposed dynamic reclamation technique (cycle-conserving
and look-ahead) which exploits unused slack time dynamically to save energy.
Gruian et al. also proposed a dynamic algorithm that utilizes slack time to
lower energy usage and employs both on-line and off-line scheduling poli-
cies [69]. Mejia-Alvarez et al. [68] proposed an on-line scheduling algorithm
with discrete frequency steps for DVFS. Zhong et al. proposed an analytical
model for scheduling without prior task information [73].
Although CPU cores consumes a significant amount of energy, other com-
ponents such as the main memory and system bus often consume energy on
a similar order of magnitude [33]. Without considering such components,
energy savings may not be maximized. Several researchers considered main-
memory accesses [74, 75, 76, 77, 78] because memory access time does not
scale with the CPU frequency. Bini et al. [74, 75] proposed an energy model
that accounts for memory operations in the task execution time when only
CPU frequency is adjustable. Aydin et al. [77] proposed a similar energy
model that also considered CPU frequency independent power components.
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Cho et al. [79] proposed an energy model that considered both CPU and
memory frequencies but did not consider real-time tasks. Snowdon et al.
also proposed an execution time and energy model [80, 81] that considered
multiple adjustable frequencies and task characteristics but they also did not
consider real-time tasks.
Dynamic Power Management: Dynamic Power Management (DPM)
is another widely adopted mechanism to reduce power consumption which
turns off system components during idle periods [82]. Several works proposed
to combine DVFS with DPM to achieve higher energy efficiency. Simunic et
al. [83] proposed an algorithm to merge the DPM and the DVFS approaches
based on the stochastic model. Liu et al. [84] proposed an algorithm com-
bining both DVFS and DPM for streaming applications on embedded mul-
tiprocessors. Cheng et al. [85] presented a system-wide energy-aware EDF
(SYS-EDF) algorithm, which integrates DPM for I/O devices and DVFS for
the processor. Rong et al. [86] proposed a three-phase solution framework
to reduce the system-wide power consumption with the consideration of task
dependencies for periodic hard real-time tasks.
Some previous work addresses power-saving with component standby modes
in addition to a DVFS-capable CPU. Zhuo et al. [76] proposed a system-wide
energy model that considered standby mode components and showed that as
the number of components grew, the effectiveness of DVFS schemes decreased
due to increased standby power. Zhong et al. [73] also presented an energy
model accounting for standby modes for both periodic and sporadic tasks.
Devadas et al. proposed Device Forbidden Regions approach to explicitly
enforce long sleep intervals for different system devices [87]. Exploiting a
look-ahead technique, the algorithm postpones the forbidden region when it




As introduced in the previous chapter, contention in shared resources is a
challenging problem for the design of a real-time OS (RTOS), which is re-
sponsible delivering QoS to each task. In this chapter, we focus on shared
memory bandwidth1. We assess the impact of memory bandwidth sharing
and propose an OS level mechanism in order to provide efficient performance
isolation guarantees.
Computing systems are increasingly moving toward multicore platforms
and their memory subsystem represents a crucial shared resource. As ap-
plications become more memory intensive and more cores share the same
memory system, the performance of main memory becomes more critical for
overall system performance.
In a multicore system, the processing time of a memory request is highly
variable as it depends on the location of the access and the state of DRAM
chips and the DRAM controller. Requests from different cores can change
the state of DRAM chips as well as queuing delay in the DRAM controllers.
Furthermore, DRAM controllers commonly employ scheduling algorithms to
re-order requests in order to maximize overall DRAM throughput [32]. All
these factors make it difficult to provide predictable performance for memory
intensive real-time applications.
Therefore, there is an increasing need for solutions that provide Quality of
Service (QoS) on accessing main memory. In the real-time community, there
has been a series of work proposing predictable DRAM controllers [47, 48, 49,
50]. More generally, resource reservation and reclaiming techniques [88, 37]
have been widely studied by the real-time community to solve the problem of
assigning different fractions of a shared resource in a guaranteed manner to
contending applications. These techniques have been successfully applied to
1Unless noted otherwise, we use terms “memory” and “DRAM” interchangably
throughout this thesis
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CPU management [89, 90, 91, 92] and more recently to GPU management [93,
94].
Unfortunately, existing solutions cannot be easily used for managing mem-
ory bandwidth. First, predictable DRAM controllers are not readily available
in Commercial Off-The-Shelf (COTS) components, as of writing. As increas-
ing number of real-time systems are built with COTS components, we need
solutions that can be applied to COTS components. Second, CPU resource
reservation solutions [90, 95, 92] cannot be directly applied to the memory
system because 1) the achievable memory service rate is highly dynamic,
as opposed to the constant service rate in CPU scheduling, and 2) RTOSs
generally do not have exact knowledge of when a task access memory.
In this chapter, we present an OS level memory bandwidth reservation
system, which we call MemGuard. Unlike CPU bandwidth reservation, under
MemGuard the available memory bandwidth can be described as having
two components: guaranteed and best effort. The guaranteed bandwidth
represents the minimum service rate the DRAM system can provide, while
the additionally available bandwidth is best effort and cannot be guaranteed
by the system. Memory bandwidth reservation is based on the guaranteed
part in order to achieve temporal isolation. Furthermore, the guarantee is
fine-grained in the sense that the reserved bandwidth is guaranteed for each
scheduler tick interval. As argued in [92], fine-grain bandwidth guaranteed
is important for time sensitive applications (e.g., multimedia applications or
stock trading systems).
To efficiently utilize the guaranteed memory bandwidth, a reclaiming mech-
anism is proposed leveraging each core’s usage prediction. The system through-
put is further improved by exploiting the best effort bandwidth after the guar-
anteed bandwidth of each core is satisfied. Since our reclaiming algorithm
is prediction based, misprediction can lead to a situation where guaranteed
bandwidth is not delivered to the core. Therefore, predictive reclaim is in-
tended to support mainly soft real-time systems. For hard real-time tasks,
MemGuard management framework should be used with the reclaiming fea-
ture disabled. We evaluate the performance of MemGuard under different
configurations and we present detailed results in the evaluation section.
In summary, the contributions of this work are: (1) decomposing overall
memory bandwidth into a guaranteed and a best effort component. Then, we
experimentally identify the boundary so we can apply the proposed reserva-
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tion technique; (2) designing and implementing (in Linux kernel) an efficient
memory bandwidth reservation system, named MemGuard; (3) evaluating
MemGuard with an extensive set of realistic SPEC2006 benchmarks [96] and
showing its effectiveness on a real multicore hardware platform.
This chapter is organized as follows: Section 3.1 describes the challenge
of predictability in modern multicore systems. Section 3.2, 3.3, and 3.4
describes the details of the proposed MemGuard approach. Section 3.5 de-
scribes the evaluation platform and the software implementation. Section
3.6 presents the evaluation results. Section 3.7 discusses related work. We
conclude in Section 3.8.
3.1 Problems of Shared Memory in Multicore Systems
Many modern embedded systems process vast amount of data that are col-
lected from various type of sensing devices such as surveillance cameras.
Therefore, many real-time applications are increasingly becoming more mem-
ory bandwidth intensive. This is especially true in multicore systems, where
additional cores increase the pressure on the shared memory hierarchy. There-
fore, task execution time is increasingly more dependent on the way that
memory resources are allocated among cores. To provide performance guar-
antees, real-time system have long adopted resource reservation mechanisms.
Our work is also based on this approach but there are difficulties in apply-
ing reservation solution in handling memory bandwidth. To illustrate the
problems, we performed two set of experiments on a real multicore hardware
(described in Section 3.5.1).
In the first experiment, we measured Instructions-Per-Cycle (IPC) for each
SPEC2006 benchmark (foreground task) first running on a core in isolation,
and then together with a memory intensive benchmark (470.lbm) running
on a different core (background task). Figure 3.1 shows IPC slowdown ra-
tio (run-alone IPC/co-scheduled IPC) of both foreground and background
tasks; foreground tasks are arranged from the most memory intensive to
the least memory intensive on the X-axis. As clearly showed in the figure,
both the foreground and the background task suffer slowdown since they are
interfering each other in the memory accesses, which is expected. Interest-




































































Figure 3.1: IPC slowdown of foreground (X-axis) and background task
(470.lbm) on a dual-core configuration
the background task, and the difference of slowdown factors between that
two tasks could be as large as factor of two (2.2x against 1.2x). Furthermore,
note that the slowdown factor is not necessarily proportional to how memory
intensive the foreground task is. Such effects are typical in COTS systems
due to the characteristics of modern DRAM controllers [32]: (1) each DRAM
chip is composed of multiple resources, called banks, which can be accessed
in parallel. The precise degree of parallelism can be extremely difficult to
predict, since it depends, among others, on the memory access patterns of
the two tasks, the allocation of physical addresses in main memory, and the
addressing scheme used by the DRAM controller. (2) Each DRAM bank
itself comprises multiple rows; only one row can be accessed at a time, and
switching row is costly. Therefore, sequential accesses to the same row are
much more efficient that random accesses to different rows within a bank.
DRAM controllers commonly implement scheduling algorithms that re-order
requests depending on the DRAM state and the backlogged requests inside
the DRAM controller, in order to maximize throughput [32]. 470.lbm tends
to suffer less slowdown than foreground tasks because it is memory inten-
sive and it floods the request queue in the DRAM controller with sequential
access requests. These results indicate that memory bandwidth is very dif-
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Figure 3.2: Memory access pattern of four representative SPEC2006
benchmarks.
bandwidth is not fixed but highly variable depending on access location of
each memory request and on the state of DRAM subsystem.
Furthermore, the memory access patterns of tasks can be highly unpre-
dictable and significantly change over time. Figure 3.2 shows the memory
access patterns of four benchmarks from SPEC2006. Each benchmark runs
alone and we collected memory bandwidth usage using hardware Performance
Measuring Counters (PMC) between time 5 to 6 seconds, sampled over every
1ms time interval. 470.lbm shows highly uniform access pattern throughout
the whole time. On the other hand, 462.libquantum and 450.soplex show
highly variable access pattern, while 434.zeusmp show mixed behavior over
time.
When resource usage changes significantly over time, a static reservation
approach results in poor resource utilization and poor performance. If the
resource is reserved with the maximum request, it would lead to significant
waste as the task usually does not consume that amount; while if it is with
the average value, the task would suffer slowdown whenever it tries to ac-
cess more than that average value during one sampling period. The problem
is only compounded when the available resource amount also changes over
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time, as it is the case for memory bandwidth. One ideal solution is to dy-
namically adjust the resource provision based on its actual usage: when the
task is highly demanding on the resource, it can try to reclaim some possible
spare resource from other entities; on the other hand, when it consumes less
than the reserved amount, it can share the extra resource with other enti-
ties in case they need. Furthermore, if the amount of available resource is
higher than expected, we can allocate the remaining resource units among
demanding tasks. There have been two types of dynamic adaptation schemes:
feedback-control based adaptive reservation approaches [97] and resource re-
claiming based approaches [91, 89]. In our work, we choose a reclaiming
based approach for simplicity.
The details of our bandwidth management system, MemGuard, are pro-
vided in the next section. In summary, based on the discussed experiments,
the system will need to: (1) reserve memory bandwidth resource to one spe-
cific core (a.k.a. resource reservation) to provide predictable and guaranteed
worst-case behavior; and (2) provide some dynamic resource adjustment on
the resource provision (a.k.a. resource reclaiming) to efficiently exploit vary-
ing system resources and improve task responsiveness.
3.2 MemGuard Overview
The goal of MemGuard is to provide memory performance isolation while
still maximizing memory bandwidth utilization. By memory performance
isolation, we mean that the average memory access latency of a task is no
larger than when running on a dedicated memory system which processes
memory requests at a certain service rate (e.g., 1GB/s). A multicore system
can then be considered as a set of unicore systems, each of which has a dedi-
cated, albeit slower, memory subsystem. This notion of isolation is commonly
achieved through resource reservation approaches in real-time literature [37]
mostly in the context of CPU bandwidth reservation.
We focus on systems that the last level cache is private or partitioned on
a per-core basis, in order to focus on DRAM bandwidth instead of cache
space contention effects. We assume system operators or an external user-
level daemon will configure MemGuard either statically or dynamically via



















Figure 3.3: MemGuard system architecture.
Figure 3.3 shows the overall system architecture of MemGuard and its
two main components: the per-core regulator and the reclaim manager. The
per-core regulator is responsible for monitoring and enforcing its correspond-
ing core memory bandwidth usage. It reads the hardware PMC to account
the memory access usage. When the memory usage reaches a pre-defined
threshold, it generates an overflow interrupt so that the specified memory
bandwidth usage is maintained. Each regulator has a history based memory
usage predictor. Based on the predicted usage, the regulator can donate its
budget so that cores can start reclaiming once they used up their given bud-
get. The reclaim manager maintains a global shared reservation for receiving
and re-distributing the budget for all regulators in the system.
Using the regulators, MemGuard allows each core to reserve a fraction
of memory bandwidth, similar to CPU bandwidth reservation. Unlike CPU
bandwidth, however, available memory bandwidth varies depending on mem-
ory access patterns. In order to achieve performance isolation, MemGuard re-
stricts the total reservable bandwidth to the worst case DRAM bandwidth—
we call it guaranteed bandwidth, rmin; see Section 3.3—similar to the require-
ment of CPU bandwidth reservation in that the total sum of CPU band-
width reservation must be equal or less than 100% of CPU bandwidth. Our
observation is that it greatly reduces contention in the DRAM controller,
hence significantly improve performance isolation. While reservation pro-
vides performance isolation, reclaiming improves overall resource utilization
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by re-distributing under-utilized memory bandwidth to demanding cores.
While the reservation and reclaiming achieve performance isolation and ef-
ficient utilization of the guaranteed bandwidth, the guaranteed bandwidth is
much smaller than the peak bandwidth of the given DRAM module. We call
the difference (i.e., peak - guaranteed bandwidth) as best-effort bandwidth.
MemGuard tries to utilize the best-effort bandwidth whenever possible.
Figure 3.4 shows the high level implementation of MemGuard. Using the
figure as a guide, we now describe the memory bandwidth management mech-
anisms of MemGuard in the following sections: Section 3.3 describes how
MemGuard manage the guaranteed bandwidth in more detail; Section 3.4
describes two different methods to utilize the best-effort bandwidth.
3.3 Guaranteed Bandwidth Management
In this section, we first give necessary background information about DRAM
based memory subsystems and define the guaranteed bandwidth which is the
basis for our reservation and reclaiming. We then detail MemGuard’s reser-
vation and reclaiming mechanisms that manage the guaranteed bandwidth to
provide efficient performance isolation between cores that share the memory
subsystem.
3.3.1 Guaranteed Memory Bandwidth
Figure 3.5 shows the organization of a typical DRAM based memory system.
A DRAM module is composed of several DRAM chips that are connected
in parallel to form a wide interface (64bits I/F for DDR). Each DRAM chip
has multiple banks that can be operated concurrently. Each bank is then
organized as a 2d array consisting with rows and columns. A location in
DRAM can be addressed with the bank, row and column number.
In each bank, there is a buffer, called row buffer, to store a single row
(typically 12˜KB) in the bank. In order to access data, the DRAM controller
must first copy the row containing the data into the row buffer (i.e., opening a
row). The required latency for this operation is denoted as tRCD in DRAM
specifications. The DRAM controller then can read/write from the row buffer
with only issuing column addresses, as long as the requested data is in the
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1 function periodic timer handler ;
2 begin
3 Qpredicti ← output of usage predictor ;
4 Qi ← user assigned static budget ;
5 if Qpredicti > Qi then
6 qi ← Qi;
7 else
8 qi ← Qpredicti ;
9 G += max{0, Qi − qi};
10 program PMC to cause overflow interrupt at qi;
11 re-schedule all dequeued tasks;
12 function overflow interrupt handler ;
13 begin
14 ui ← used budget in the current period ;
15 if G > 0 then
16 if ui < Qi then
17 qi ← min{Qi − ui, G} ;
18 else
19 qi ← min{Qmin, G} ;
20 G -= qi;
21 program PMC to cause overflow interrupt at qi ;
22 Return ;




ui = rmin then
26 manage best-effort bandwidth (see Section 3.4) ;
27 de-schedule tasks in the CPU run-queue ;



























Figure 3.5: DRAM based memory system organization—Adopted from
Fig. 2 in [1]
same row. The associated latency is denoted as tCL. If the requested data
is in a different row, however, it must save the content of the row buffer
back to the originating row (i.e., closing a row) and then open the new
row. The associated latency is denoted as tRP . The access latency to a
memory location, therefore, varies depending on whether the data is already
in the row buffer (i.e., row hit) or not (i.e., row miss). Moreover, because
banks can be accessed in parallel, the achievable memory bandwidth also
heavily depends on how the banks are accessed: For example, if two successive
memory requests are targeting to bank0 and bank1 respectively, they can be
requested in parallel, achieving higher bandwidth.
Considering these characteristics, we can distinguish the maximum (peak)
bandwidth and the guaranteed (worst-case) bandwidth as follows:
• Maximum (peak) bandwidth: This is stated maximum perfor-
mance of a given memory module where the speed is only limited by
I/O bus clock speed. For example, a PC6400 DDR2 memory module’s
peak bandwidth is 6400MB/s where it can transfer 64bit data at the
rising and falling edge of bus cycle running at 400MHz.
• Guaranteed (worst-case) bandwidth: Achieved bandwidth is, how-
ever, limited by available parallelism and various timing requirements.
The worst-case occurs when all memory requests are targeting to a
single memory bank (bank conflict), and each successive request is ac-
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cessing different row, causing a row switch (row miss). This can be
calculated from the DRAM specification using tRC parameter.
Because the guaranteed bandwidth can be satisfied regardless of memory
access locations, we use the guaranteed bandwidth as the basis for bandwidth
reservation and reclaiming as we will detail in the subsequent subsections.
3.3.2 Memory Bandwidth Reservation
MemGuard provides two levels of memory bandwidth reservation: system-
wide reservation and per-core reservation.
1. System-wide reservation regulates the total allowed memory bandwidth
such that it does not exceed the guaranteed bandwidth — denoted as
rmin.
2. Per-core reservation assigns a fraction of rmin to each core, hence each
core reserves bandwidth Bi and rmin =
∑m
i=0Bi.
Each regulator reserves memory bandwidth represented by memory ac-
cess budget Qi for every period P : i.e. Bi =
Qi
P
. Regulation period P is
a system-wide parameter and should be small to effectively enforce spec-
ified memory bandwidth. Although small regulation period is better for
predictability, there is a practical limit on reducing the period due to inter-
rupt and scheduling overhead; we currently configure the period as 1ms. The
reservation follows the common resource reservation rules [88, 98, 36]. Per-
core instant budget qi is deducted as the core consumes memory bandwidth.
For accurately accounting memory usage, we use per-core PMC interrupt:
specifically, we program the PMC at the beginning of each regulation pe-
riod so that it generates an interrupt when qi is depleted for Core i. Once
the interrupt is received, the regulator calls the OS scheduler to schedule a
high-priority real-time task to effectively idle the core until the next period
begins. At the beginning of the next period the budget is replenished in full
and the real-time ”idle” task will be suspended so that regular tasks can be
scheduled.
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3.3.3 Memory Bandwidth Reclaiming
Each core has statically assigned bandwidth Qi as the baseline. It also main-
tains an instant budget qi to actually program the PMC which can vary at
each period based the output of the memory usage predictor. We currently
use an Exponentially Weighted Moving Average (EWMA) filter as the mem-
ory usage predictor which takes the memory bandwidth usage of the previous
period as input. The reclaim manager maintains a global shared budget G.
It collects surplus bandwidth from each core and re-distributes it when in
need. Note that G is initialized at the beginning of each period and any un-
used G is discarded at the end of this period. Each core only communicates
with the central reclaim manager for donating and reclaiming its budget.
This avoids possible circular reclaiming among all cores and greatly reduces
implementation complexity and runtime overhead.
The details of the reclaiming rules are as follows:
1. At the beginning of each regulation period, the current per-core budget
qi is updated as follows:
qi = min{Qpredicti , Qi}
If the core is predicted not to use the full amount of the assigned budget
Qi, the current budget is set the predicted usage, Q
predict
i (See Line 5-8
in Figure 3.4).






Each core donates its spare budget to G (See Line 9 in Figure 3.4).
3. During execution, the core can reclaim from the global budget if its
corresponding budget is depleted. The amount of reclaim depends on
the requesting core’s condition: If the core’s used budget ui is less than
the static reserved bandwidth Qi (this happens when the prediction is
smaller than Qi), then it tries to reclaim amount equal to the difference
between Qi and the current usage ui; if the core used equal or greater
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Figure 3.6: An illustrative example with two cores
budget, Qmin (See Line 16-19 in Figure 3.4). If Qmin is too small, too
many interrupts can be generated within a period, increasing overhead.
As such, it is a configuration parameter and empirically determined for
each particular system.
4. Since our reclaim algorithm is based on prediction, it is possible a
core may not be able to use the originally assigned budget Qi. This
can happen when the core donates its budget too much (due to mis-
prediction) and other cores already reclaimed the entire donated budget
(i.e., G = 0) before the core tries to reclaim. When this happens, our
current heuristic is to allow the core continue execution, hoping that
it may use its Qi, although it is not guaranteed (See Line 23-24 in
Figure 3.4). At the beginning of the next period, we verify if it was
able to use the budget. If not, we call it a reclaim underrun error and
notify the predictor of the difference (Qi−ui). The predictor then tries
to compensate it by using Qi+(Qi−ui) as its input for the next period.
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3.3.4 Example
Figure 3.6 shows an example with two cores, each with an assigned static
budget 3 (i.e., Q0 = Q1 = 3). The regulation period is 10 time units and the
arrows at the top of the figure represent the period activation times. The
figure demonstrates the global budget together with these two cores.
When the system starts, each core starts with the assigned budget 3. At
time 10, the prediction for each core is 1 as it only used budget 1 within the
period [0,10], hence, the instant budget becomes 1 and the global budget G
becomes 4 (each core donates 2). At time 12, Core 1 depletes its instant
budget. Since its assigned budget is 3, Core 1 tries to reclaim 2 from G
and G becomes 2. At time 15, Core 1 depletes its budget again. This time
Core 1 already used its assigned budget, only a fixed amount of extra budget
(Qmin) 1 is reclaimed from G and G becomes 1. At time 16, Core 0 depletes
its budget. Since G is 1 at this point, Core 0 only reclaims 1 and G drops
to 0. At time 17, Core 1 depletes its budget again then it dequeues all the
tasks as it cannot reclaim additional budget from G. When the third period
starts at time 20, the Qpredict1 is larger than Q1. Therefore, Core 1 gets the
full amount of assigned budget 3, according to Rule 1 in Section 3.3.3, while
Core 0 only gets 1, and donates 2 to G. At time 25, after Core 1 depletes its
budget, Core 1 reclaims an additional budget Qmin from G.
3.4 Best-effort Bandwidth Management
In this section, we first define the best-effort memory bandwidth in Mem-
Guard and describe two proposed management schemes: spare sharing and
propotional sharing.
3.4.1 Best-effort Memory Bandwidth
We define best-effort memory bandwidth as any additional achieved band-
width above the guaranteed bandwidth rmin. Because rmin is smaller than the
peak bandwidth, efficient utilization of best-effort bandwidth is important,
especially for memory intensive tasks.
As described in the previous section, memory reservation and reclaiming
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Figure 3.7: Comparison of best-effort bandwidth management schemes
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works w.r.t. rmin in MemGuard. If all cores exhaust their given bandwidths
before the current period ends, all cores would wait for the next period doing
nothing under the rules described in Section 3.3. Since MemGuard already
delivered reserved bandwidth to each core, any additional bandwidth is now
considered as best-effort bandwidth. We propose two best-effort bandwidth
management schemes in the following subsections.
3.4.2 Spare Sharing
When all cores collectively use their assigned budgets (Line 25 in Figure 3.4),
the spare sharing scheme simply let all cores compete the memory until
the next period begins. This strategy maximize throughput as it effectively
equivalent as temporarily disabling MemGuard. In another perspective, it
gives an equal chance for each core to utilize the remaining best-effort band-
width, regardless of its reserved memory bandwidth.
Figure 3.7(a) shows an example operation of the scheme. At time 5, Core
0 depletes its budget and it dequeues all tasks in the core, assuming the G
is zero in the period. At time 7, Core 1 depletes its budget. At this point,
there are no cores that have remaining budgets. Therefore, Core 1 sends
a broadcast message to wake-up the Core 0 and both cores compete the
memory until the next period begins at time 10.
Note that this mechanism only starts after all the cores have depleted their
assigned budgets. The reason is that if a core has not yet used qi, allowing
other cores to execute may bring intensive memory contention, preventing
the core from using the remaining qi.
3.4.3 Proportional Sharing
The proportional sharing scheme also starts after all cores use their budgets
like the spare-sharing scheme, described in the previous subsection but it
differs in that it starts a new period immediately instead of waiting the
remaining time in the period. This effectively makes each core to utilize the
best-effort bandwidth proportional to its reserved bandwidth—i.e., the more
the qi, the more best-effort bandwidth the core gets.
Figure 3.7(b) shows an example operation of the scheme. At time 7, when
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all cores use their budgets, it start a new period and each core’s budget is
recharged immediately. This means that the length of each period can be
shorter depending on workload. However, if the condition is not met, i.e.,
there is at least one core that does not use its budget, then the same fixed
period length is enforced.
This scheme bears some similarities with the IRIS algorithm, a CPU band-
width reclaiming algorithm [92], that extends CBS [37] to solve the deadline
aging problem of CBS; In the original CBS, when a server exhaust its bud-
get, it immediately recharges the budget and extend the deadline. This can
cause a very long delay to CPU intensive servers that extend deadlines very
far ahead while other servers are inactive. The IRIS algorithm solves this
problem by introducing a notion of recharging time in which a server that
exhausts its budget must wait until it reaches the recharging time. If there is
no active server and there is at least one server that wait for recharging, IRIS
update server’s time to the earliest recharging time. This is similar to the pro-
portional sharing scheme presented in this subsection in that servers’ budgets
are recharged when all servers use their given budgets. They are, however,
significantly different in the sense that proportional sharing is designed for
sharing memory bandwidth between multiple concurrently accessing cores
and is it is not based on CBS scheduling method.
3.5 Evaluation Setup
In this section, we introduce the platform used for the evaluation and the
software system implementation.
3.5.1 Evaluation platform
Figure 4.4 shows the architecture of our testbed, an Intel Core2Quad Q8400
processor. The processor is clocked at 2.66GHz and has four physical cores.
It contains two separate 2MB L2 caches; each L2 cache is shared between
two cores.
As our focus is not the shared cache, we use cores that do not share the
same LLC for experiments (i.e., Core 0 and Core 2 in Figure 4.4). We do,
however, use four cores when tasks are not sensitive to shared LLC by nature
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(e.g., working set size of each task is bigger than the LLC size).
We use two 2GB PC6400 DRAM modules in a dual-channel configuration,
each of which is having two ranks and 8 banks (8 x 14 x 10 x 64). We
emphirically estimated the guaranteed bandwidth rmin of the memory sub-
system as 1.2GB, which is used to configure the MemGuard in the rest of
our evaluation. Note that this number may vary depending on the number of
memory banks and other timing parameters. The smaller the rmin is the bet-
ter rmin can be guaranteed at the cost of less reservable memory bandwidth
and low overall memory bandwidth utilization. As shown in Section 3.6.1,
the estimated rmin provides strong isolation performance in our experiments.
In order to account per-core memory bandwidth usage, we used a LLC
miss performance counter 2 per each core. Since the LLC miss counter does
not account prefetched memory traffic, we disabled all hardware prefetchers
3.
Note that LLC miss counts do not capture LLC write-back traffic which
may underestimate actual memory traffic, particularly for write-heavy bench-
marks. However, because SPEC2006 benchmarks, which we used in evalu-
ation, are read heavy (only 20% of memory references are write [99]); and
memory controllers often implement write-buffers that can be flushed later in
time (e.g., when DRAM is not in use by other outstanding read requests) and
writes are considered to be completed when they are written to the buffers
[100], write-back traffic do not necessarily cause additional latency in access-
ing DRAM. Analyzing the impact of accounting write-back traffic in terms
of performance isolation and throughput is left as future work.
3.5.2 Software Implementation
We implemented MemGuard in Linux version 3.6 as a kernel module 4. We
use the perf event infrastructure to install the counter overflow handler at
each period. The logic of both handlers is shown in Figure 3.4.
Compared to our previous implementation [6], we made several changes.
First, as explained in Section 3.3, we now schedule a high-priority real-time
task to “throttle” the core instead of de-scheduling all the tasks in the core.
2LAST LEVEL CACHE MISSES: event=2e, umaks=41. See [46]
3We used http://www.eece.maine.edu/~vweaver/projects/prefetch-disable/
4MemGuard is available at https://github.com/airtight/memguard
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Figure 3.8: Hardware architecture of our evaluation platform.
This solves the problem of linearly increasing overhead as the number of
tasks increase. Second, we now use a separate timer for pacing the regulation
period, instead of using the OS tick, in order to easily re-program the length
of period. It is needed to support proportional sharing mode which may
change the period length on-demand.
MemGuard supports several memory bandwidth reservation modes, namely
per-core bandwidth assignment and per-task assignment mode. In per-core
mode, system designers can assign absolute bandwidth (e.g., 200MB/s) or
relative weight expressing relative importance. In the latter case, the actual
bandwidth is calculated at every period by checking active cores (cores that
have runnable tasks in their runqueues). In per-task mode, the task priority
is used as weight for the core the task runs on. Notice that in this mode, a
task can migrate to a different core with its own memory bandwidth reser-
vation. In Section 3.6, we use per-core assignment mode using both absolute
bandwidth and weight depending on experiments.
3.6 Evaluation Results and Analysis
In this section, we evaluate MemGuard in terms of performance isolation
guarantee and throughput with a set of synthetic and SPEC2006 benchmarks.
For evaluation, we use four different modes of MemGuard: reserve only
(MemGuard-RO), b/w reclaim (MemGuard-BR), b/w reclaim + spare share
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(MemGuard-BR+SS), and b/w reclaim + proportional sharing (MemGuard-
BR+PS). In MemGuard-RO mode, each core only can use its reserved b/w
as described in Section 3.3.2. The MemGuard-BR mode uses the predictive
memory bandwidth reclaiming algorithm described in Section 3.3.3. Both
MemGuard-BR+SS mode and MemGuard-BR+PS use the bandwidth re-
claiming but differ in how to manage the best-effort bandwidth after all cores
collectively consume the guaranteed bandwidth as described in Section 3.4.2
and Section 3.4.3 respectively.
3.6.1 Isolation Effect of Reservation
In this experiment, we illustrate the effect of memory bandwidth reserva-
tion on performance isolation by configuring MemGuard with the reservation
only mode (MemGuard-RO). We pair the most memory intensive bench-
mark, 470.lbm as the background task, with a foreground task selected from
SPEC2006 benchmarks. Each foreground task runs on Core 0 with 1.0GB/s
memory bandwidth reservation while the background task runs on Core 2
with reservation varying from 0.2GB/s to 2.0GB/s. Note that assigning
more than 0.2GB/s on Core 2 makes the total bandwidth exceeds the esti-
mated minimum DRAM service rate of 1.2GB/s. Note that MemGuard-RO
mode only allows each core to use its assigned bandwidth only regardless of
memory activities in other cores.
Figure 3.9 shows the IPC of each foreground task, normalized to the IPC
measured in isolation (i.e., no background task) with the same 1.0GB/s reser-
vation. First, notice that when we assign 0.2GB/s to Core 2 (denoted “w/
lbm:0.2G”) the IPC of each task is very close to the ideal value 1.0—i.e., neg-
ligible performance impact from the co-running background task. However,
as we increase the assigned memory bandwidth of Core 2, the IPC of the
foreground task gradually decreases below 1.0—i.e., performance isolation is
violated due to increased memory contention. For example, 462.libquantum
on Core0 shows 30% IPC reduction when the background task is running on
Core2 with 2.0GB/s reservation (denoted “w/ lbm:2.0G”).
These results demonstrate that performance isolation can be achieved by
regulating the aggregated total request rate. Specifically, limiting the rate







































w/ lbm:0.2G w/ lbm:0.8G w/ lbm:1.4G w/ lbm:2.0G
Figure 3.9: Normalized IPC of a subset of SPEC2006 (Core 0),
co-scheduled with 470.lbm (Core 2)
marks shown in this figure. The rest of SPEC benchmarks also show con-
sistent behavior but we omit them as they show less interference (less slow-
down).
3.6.2 Results with SPEC2006 Benchmarks on Two Cores
We now evaluate MemGuard using the entire SPEC 2006 benchmarks. We
first profile the benchmarks to better understand of their characteristics. We
run each benchmark for 10 seconds with the reference input and measure the
instruction counts and LLC miss counts, using perf tool included in the Linux
kernel source tree, to calculate the average IPC and the memory bandwidth
usage. We multiply the LLC miss count with the cache-line size (64 bytes in
our testbed) to get the total memory bandwidth usage.
Table 3.1 shows the characteristics of each SPEC2006 benchmark, in de-
creasing order of average memory bandwidth usage, when each benchmark
runs alone on our evaluation platform. Notice that the benchmarks cover a
wide range of memory bandwidth usage, ranging from 1MB/s (453.povray)
up to 2.1GB/s (470.lbm).



































































































































































































































(c) MemGuard-BR+PS (b/w reclaim + proportional share)



































































Figure 3.11: Normalized IPC of nine memory intensive SPEC2006
benchmarks (a) and the co-running 470.lbm (b). The X-axis shows the







































































































































































Figure 3.13: Normalized IPC sum (throughput)
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and two best-effort bandwidth management schemes (MemGuard-BR+SS
and MemGuard-BR+PS) on a dual-core system configuration.
Figure 3.10 shows the normalized IPCs (w.r.t. MemGuard-RO) of co-
scheduled foreground and background task using MemGuard-RO, MemGuard-
BR+SS, and MemGuard-BR+PS. The foreground tasks in X-axis are sorted
in decreasing order of memory intensity. For all task pairs, the foreground
task runs on Core0 with 1.0GB/s reservation and the background task (
470.lbm) run on Core2 with 0.2GB/s reservation. Notice that the Core2 is
severely under-reserved as 470.lbm’s average bandwidth is above 2GB/s (see
Table 3.1).
MemGuard-BR shows the effect of our bandwidth reclaiming algorithm.
For most pairs, the background task achieves a higher IPC compared to the
baseline (i.e., MemGuard-RO). This can be explained as follows: if a fore-
ground task does not use the assigned budget, the corresponding background
task can effectively reclaim the unused budget and make more progress. In
particular, the background tasks in the right side of the figure (from 433.milc
on the X-axis) show significant performance improvements. This is because
the corresponding foreground tasks use considerably smaller average band-
width than their assigned budgets. Consequently, background tasks can re-
claim more budgets and achieve higher performance. The average IPC of all
background tasks is improved by 3.7x, compared to the baseline, showing the
effectiveness of the reclaiming algorithm.
Note that the slowdown of foreground task, due to reclaiming of back-
ground task, is small—less than 3% on average. The slight performance
reduction, i.e., reduced performance isolation, can be considered as a limi-
tation of our prediction based approach that can result in reclaim underrun
error as described in Section 3.3.3. To better understand this, Figure 3.12
shows reclaim underrun error rates (error periods / total periods) of the ex-
periments used to draw Figure 3.10(a). On average, the error rate is 4%
and the worst case error rate is 16% for 483.xalancbmk. Note that although
483.xalancbmk suffers higher reclaim underrun error rate, it does not suffer
noticeable performance degradation because the absolute difference between
the reserved bandwidth and the achieved bandwidth is relatively small in
most periods that suffered reclaim underrun errors.
MemGuard-BR+SS enables the spare bandwidth sharing algorithm (Sec-
tion 3.4.2) on top of MemGuard-BR. Compared to Figure 3.10(a), the tasks
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in the left side of the figure—i.e., task pairs coupled with more memory inten-
sive foreground tasks—show noticeable improvements. This is because that
after both tasks (the foreground and the background) collectively consume
the total reserved bandwidth (rmin), the spare bandwidth sharing mode al-
lows both tasks to continue until the beginning of the next period, making
more progress on both tasks. On average, the performance is improved by
5.1x for background tasks and by 1.06x for foreground tasks, compared to
the baseline.
MemGuard-BR+PS enables the proportional sharing mode (Section 3.4.3)
on top of MemGuard-BR. While it also improves performance of both fore-
ground and background tasks as in MemGuard-BR+SS, the average improve-
ment of background tasks is only 4.3x, compared to 5.1x in MemGuard-
BR+SS. On the other hand, the average improvement of foreground tasks is
1.08x, compared to 1.06x in the MemGuard-BR+SS mode. This is because
the proportional sharing mode provides much less bandwidth to the back-
ground tasks as it begins a new period immediately after the guaranteed
bandwidth is consumed, while the spare sharing mode let the background
task freely competes with the foreground task until the next period begins,
hence achieves more bandwidth.
The differences of the two modes—MemGuard-BR+SS and MemGuard-
BR+PS—can be seen more clearly by investigating the “High” memory in-
tensity foreground tasks and the corresponding background tasks separately
as shown in Figure 3.11. In all cases, the proportional sharing mode improves
foreground tasks’ performance at the cost of reduced background tasks’ per-
formance. Hence, the proportional sharing mode is useful when we want to
prioritize certain cores with more guaranteed bandwidth reservations over
other cores with less reservations.
Figure 3.13 compares throughput of four MemGuard modes (MemGuard-
RO, MemGuard-BR, MemGuard-BR+SS, and MemGuard-BR+PS) and the
vanilla kernel without using MemGuard (Vanilla.) Here we define through-
put simply as the sum of IPCs of each foreground and background task pair.
The Y-axis shows the normalized IPC sum (w.r.t. Vanilla) of each pair
of foreground and background tasks that represents the system throughput
of the pair. Compared to MemGuard-RO, MemGuard-BR achieves 11%
more throughput on average (geometric mean). Both MemGuard-BR+SS
and MemGuard-BR+PS achieve additional 11% and 9% improvement re-
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spectively. Although Vanilla achieves higher throughput in general, it does
not provide performance isolation while MemGuard provides performance
isolation at a reasonable throughput cost.
3.6.3 Results with SPEC2006 on Four Cores
In this experiment, we evaluate MemGuard using all four cores in our testbed.
We use four SPEC benchmarks—462.libquantum, 433.milc, 410.bwaves, and
470.lbm—each of which runs on one core in the system.
Because the testbed has two shared LLC caches, each of which is shared
by two cores, we carefully choose the benchmarks in order to minimize cache
storage interference effect. To this end, we experimentally verify each bench-
mark by running it together with one synthetic cache trash task in both
shared and separate LLC configurations; if performance of the two configu-
rations differ less than 5%, we categorize the benchmark as LLC insensitive.
Figure 3.14(a) shows the normalized IPC (w.r.t. MemGuard-RO where
each task is scheduled in isolation) of each task when all four tasks are
co-scheduled using MemGuard in three different modes (MemGuard-RO,
MemGuard-BR+SS, and MemGuard-BR+PS) and without using MemGuard
(Vanilla). The weight assignment is 9:1:1:1 (for 462.libquantum, 433.milc,
410.bwaves, and 470.lbm respectively) and the rmin is 1.2GB/s. Vanilla is
unaware of the weight assignment. Hence, the high-priority 462.libquantum
on Core 0 is 33% slower than the baseline reservation due to contentions
from other low priority tasks. Although it is clear that overall throughput
is higher in Vanilla, it cannot provide isolated performance guarantee for
one specific task, in this case 462.libquantum. In contrast, MemGuard-RO
delivers exactly the performance that is promised by each task’s reserved
bandwidth (i.e., baseline) without experiencing noticeable slowdowns by in-
terferences from co-running tasks. Hence it can guarantee performance of
the high-priority task (462.libquantum) at the cost of significant slowdowns
of low-priority tasks. MemGuard-BR+SS improves performance of all tasks
beyond their guaranteed performances by sharing best-effort bandwidth—
through bandwidth reclaiming and spare sharing. This is especially ef-
fective for low-priority tasks as they are improved by 4.07x, 2.55x, 3.02x
















































Figure 3.14: Isolation and throughput impact of rmin.
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high-priority task (462.libquantum) is also improved by 1.13x. MemGuard-
BR+PS also improves performance of all tasks above their guaranteed perfor-
mances, but different in that it favors the high-priority task over low-priority
tasks: the high-priority task is improved by 1.31x while low-priority tasks are
improved by 1.34x, 1.27x, and 1.25x. This is because MemGuard-BR+PS
enforces the assigned weight all the time, by starting a new period imme-
diately when the guaranteed bandwidth is used, while MemGuard-BR+SS
doesn’t between the time it satisfies the guaranteed bandwidth and the time
when the next period starts (the interval is fixed in MemGuard-BR+SS).
Figure 3.14(b) follows the same weight settings but doubles the rmin value
to 2.4GB/s in order to compare its effect on throughput and performance
isolation. Because the rmin is doubled, each core’s reserved bandwidth is
doubled and the baseline of each task (Y-axis value of 1) is changed ac-
cordingly. Note first that MemGuard-RO does not guarantee performance
isolation anymore as 462.libquantum is 17% slower than the baseline. It is
because the 2.4GB/s bandwidth can not be guaranteed by the given mem-
ory system, causing additional queuing delay to the 462.libquantum. This is
consistent with our finding in Section 3.6.1. In both MemGuard-BR+SS and
MemGuard-BR+PS, the IPC of 462.libquantum is further reduced, because
other cores can generate more interference using reclaimed bandwidth that
462.libquantum donated. On the other hand, both modes achieve higher
overall throughput as they behave very similar to Vanilla. This shows the
trade-off between throughput and performance isolation when using Mem-
Guard.
3.6.4 Effect on Soft Real-time Applications
We illustrate the effect of MemGuard for soft real-time applications using
a synthetic soft real-time image processing benchmark fps. The bench-
mark processes an array of two HD images (each image is 32bpp HD data:
1920x1080x4 bytes = 7.9MB) in sequence. It is greedy in the sense that it
attempts to process as quickly as possible.
Figure 3.14(a) shows frame-rates of fps instances on our 4-core system
using MemGuard in two different modes (MemGuard-BR+SS, MemGuard-

































































Figure 3.15: Frame-rate comparison. The weight assignment is 1:2:4:8
(Core0,1,2,3) and rmin = 1.2GB/s for MemGuard-BR+SS and
MemGuard-BR+PS.
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is 1:2:4:8 (for Core0,1,2,3 respectively) and the rmin is 1.2GB/s. Vanilla is
unaware of the weight assignment. Hence, all instances show almost identical
frame-rates. MemGuard-BR+SS enforces bandwidths up-to the guaranteed
bandwidth rmin, hence it shows different frame-rates. However, due to the
nature of fps, mostly sequential memory accesses which can achieve peak
bandwidth, the reserved bandwidth is relatively small, compared to the peak-
bandwidth. Therefore, the frame-rate ratio is not similar to the weight as-
signment. On the other hand, MemGuard-BR+PS shows frame-rates that is
almost identical to the assigned weight. This is because MemGuard-BR+PS
enforce the given bandwidth assignment all the time (by starting a new pe-
riod immediately after cores use the rmin), resulting better prioritization over
MemGuard-BR+SS.
3.7 Related Work
Resource reservation has been well studied especially in the context of CPU
scheduling [88, 37] and has been applied to other resources such as GPU
[93, 94]. The basic idea is that each task or a group of tasks reserves a fraction
of the processor’s available bandwidth in order to provide temporal isolation.
Abeni and Buttazzo proposed Constant Bandwidth Server (CBS) [37] that
implements reservation by scheduling deadlines under EDF scheduler. Based
on CBS, many researchers proposed reclaiming policies in order to improve
average case performance of reservation schedulers [89, 90, 91, 92]. These
reclaiming approaches are based on the knowledge of task information (such
as period) and the exact amount of extra budget. While our work is inspired
by these works, we apply reclaiming on memory bandwidth which is very
different from CPU bandwidth in many ways.
DRAM bandwidth is different from CPU bandwidth in the sense that
achieved bandwidth depends on the DRAM state and access history which
makes it difficult to guarantee performance. To solve this problem, several
DRAM controllers were proposed. Akesson et al. proposed Predator DRAM
controller that uses combination of regulators and credit based scheduler to
provide performance guarantee among multiple hardware components that
access the DRAM [51, 47]. Reineke et al. proposed PRET DRAM controller
that partitions the physical address space based on the internal structure
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of the DRAM chip in order to eliminate contention caused by sharing such
internal resource [53]. Also in more general purpose computing systems,
DRAM controller is studied in order to improve fairness and throughput.
Nesbit et al. applied the network fair queuing theory in designing DRAM
controller [32]; Ebrahimi et al. proposed a cache controller level throttling
mechanism [67], which is similar to our method in the sense that it effectively
changes request rates. While these DRAM controllers provide solutions to
improve predictability and isolation in hardware level, we focus on a software
level solution that can be applied to commodity hardware platforms.
OS level memory access control was first discussed in literature by Bellosa
[65, 66]. Similar to our work, this work also proposed a software mechanism—
increasing/decreasing the number of idle loops in the TLB miss handler—in
order to control memory contention. There are, however, three major limita-
tions, which are addressed in our work: First, it defines the maximum reserv-
able bandwidth in an ad-hoc manner—i.e., 0.9× StreamB/W—that can be
violated depending on memory access patterns as shown in Section 3.1; Sec-
ond, it does not address the problem of wasted memory bandwidth in case
cores do not use their reserved bandwidth. Finally, it is designed for soft
real-time applications guarantees as it allows cores to overuse their reserved
bandwidth until a control mechanism stabilize the cores’ bandwidth usages
by increasing/decreasing the idle loops in the TLB handler. It is, therefore,
not appropriate to apply the technique for hard real-time applications. In
contrast, our work in Chapter 3 clearly defines the maximum reservable band-
width based on understanding of DRAM and the DRAM controller, provides
stronger fine-grained bandwidth guarantee for hard real-time applications,
and provides reclaiming and sharing mechanisms to better utilize the mem-
ory bandwidth while still providing a minimum bandwidth guarantee to each
core.
3.8 Summary
In this chapter, we have presented MemGuard, a memory bandwidth reserva-
tion system, for supporting efficient memory performance isolation on multi-
core platforms. It decomposes memory bandwidth as two parts, guaranteed
bandwidth and best effort bandwidth. Memory bandwidth reservation is
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provided for the guaranteed part for achieving performance isolation. An
efficient reclaiming mechanism is proposed for effectively utilizing the guar-
anteed bandwidth. It further improves system throughput by exploiting best
effort bandwidth after each core satisfies its guaranteed bandwidth. It has
been implemented in Linux kernel and evaluated on a real multicore hardware
platform.
Our evaluation with SPEC2006 benchmarks showed that MemGuard is
able to provide memory performance isolation under heavy memory inten-
sive workloads. It also showed that the proposed reclaiming and sharing
algorithms improve overall throughput compared to a reservation only sys-






We now turn our attention to the response-time analysis in memory band-
width regulated systems.
Data intensive workloads, which require frequent memory accesses, are in-
creasingly more pervasive in modern embedded computing systems including
critical real-time systems. For example, an aircraft now processes massive
vision data in real-time to track objects in flight [101]. Processing such mas-
sive data requires more computing power. Therefore, there is a growing need
for powerful multiprocessor to consolidate such workloads.
Consolidating data intensive tasks together with critical real-time tasks,
however, poses a significant challenge due to interference on shared resources
such as system bus and memory. It becomes more apparent as core count
and memory intensity of tasks increase. The authors of [5] shows that a task
can suffer 300% WCET increase due to memory interference even when tasks
spend only 10% of their time on fetching memory in an eight core system.
As reviewed in Chapter 2, one solution is to use specialized hardware which
has capabilities to control such interferences. For example, a predictable
DRAM controller [47] can provide guaranteed bandwidth and latency on
accessing memory. Similarly a TDMA based system bus [102] can provide
timing guarantee on accessing the shared bus. Hardware based approaches,
however, prevent us from using cost effective commercial off-the shelf (COTS)
components.
We propose to use a software based memory bandwidth throttling mecha-
nism to explicitly control the memory interference. The basic idea of memory
throttling is periodically limit the amount of memory accesses similar to ape-
riodic servers for CPU bandwidth reservation [36]. The throttling implemen-
tation we use in this chapter is similar to the MemGuard system, described
in the previous chapter, but differs in that the regulation periods of the cores
are not synchronized and it does not supports reclaiming and sharing.
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Using this mechanism, we are interested in protecting critical tasks from
non-critical tasks where tasks are partitioned based on their criticality. As
a first step, we consider a scenario where critical tasks run on a single core,
we call critical core, and non-critical tasks run on the rest of the cores,
we call interfering cores, as shown Figure 4.1. The interfering cores are,
however, throttled using our memory throttling mechanism. Our goal is to
find the throttling parameters, namely budgets for a given period value, on
the interfering cores that satisfies schedulability of tasks on the critical core
while minimizing performance impact of tasks on the interfering cores.
On throttling multiple interfering cores, we consider a static and a dy-
namic throttling strategies which differs in how budget is allocated in each
period. We describe algorithms to get analytic solution on computing throt-
tling parameters. We implemented the throttling mechanism on Linux kernel
by extending standard group scheduling interface. We experimentally vali-
date how the computed throttling parameters affect execution time of tasks
on the critical core. We also compare the effect of static or dynamic throt-
tling strategies in terms of slowdown experienced due to throttling on the
interfering cores.
Although using throttling neither increases memory bandwidth of the
hardware, nor reduces the memory access requests from tasks, it provides
isolation for critical core among multiple cores. Our software based approach
allows us to use COTS components and does not require any modification
on the existing applications.
This chapter is organized as follows: Section 4.1 formally defines system
model and the problem. Section 4.2 describes solution in the case of single
interfering core. Section 4.3 extends the results to multiple interfering cores.
Section 4.4 shows experiment results.
Section 4.5 discusses the limitation and future work. We review related
work in Section 4.6 and conclude in Section 4.7.
4.1 System Model
We consider a multiprocessor architecture as shown in Fig. 4.1 where system
bus and memory are shared among cores and each core has its private cache.
We assume that cache miss is synchronous in the sense that whenever there
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Figure 4.1: System model.
is a miss, the core is stalling until the cacheline is fetched from the memory.
There is only one DRAM controller connected to the system bus, which is
a common system configuration for embedded systems. For the purpose of
analysis, we assume each memory access latency is a constant when there
are no contending concurrent accesses. We further assume the arbitration
scheme in the DRAM controller is round-robin. Hence, the service rate of a
core is deterministic as a function of contenting requests from other cores.
These assumptions regarding DRAM controller can be realized with using a
predictable DRAM controller such as [48].
We categorize cores into two groups, a core under analysis which we call
a critical core and interfering cores. For the core under analysis, we assume
that a fixed priority preemptive scheduler is used to schedule tasks. We
assume WCET and the worst case number of cache misses for each task is
given a priori. These parameters can be obtained from static analysis or from
measurement by running in isolation. We assume preemption does not affect
the number of cache-misses of a task, for example by partitioning cache to
each task.
On the core under analysis, i.e., critical core, a set T = τ1, . . . , τn of n
periodic real-time tasks are scheduled with a deadline monotonic scheduling
algorithm; the period and the relative deadline of τi is denoted by Ti and Di
(Di < Ti). The WCET of a task is denoted by Ci and the number of worst
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case cache misses is given by CMi. Note that the CMi does not necessar-
ily coincide the worst case execution path. We denote the subset of tasks
with priority higher/lower than task τi with hp(i)/lp(i), and furthermore, let
hep(i) = hp(i) ∪ τi.
On the interfering cores, the collective memory access time of the cores is
regulated with the period P and the budget Q. Note that Q denotes time to
access memory. As we assume constant time for accessing DRAM and each
access is restricted to be a cache-line granularity, Q can be converted to the
number of memory accesses (i.e., cache misses) and vice versa.
The budget is distributed among the interfering cores either (1) statically
at the beginning of each period, or (2) dynamically at runtime based on the
demand of each core. We made no assumption about the scheduling policies
on the interfering cores. In other words, any scheduling algorithm can be
used (e.g., CFS in Linux).
The goal is to find the throttling configuration, budget Q values for a
given period P , for throttled cores such that satisfies schedulability of critical
tasks on the critical core while minimizing slowdown of tasks running on the
interfering cores.
4.2 Single Interfering Core
In this section we consider a simple case where there are only two cores: one
is the core under analysis with critical tasks assigned to it and the other is the
interfering core. We later extend our analysis to consider multiple interfering
cores in the next section.
We first describe how memory contention from the interfering core can be
estimated based on the throttling parameters as presented in [103]. We then
extend the response time analysis by taking into account the task stalling
caused by contention from interfering cores. Finally, we formulate a prob-
lem of finding a throttling budget Q for a given period P of the interfering













Figure 4.2: Arrival curve and its upper bound for one throttled core with P
as period and Q as the cache-miss budget.
4.2.1 Flow “reshaping” by throttling
In order to account the task stalling due to the contention on the shared
memory, we need to know the memory access pattern of the task. However,
this turns to be rather complicated since it heavily depends on the dynamic
task execution as well as the scheduling algorithm applied on the system.
Prior work either assumes a specific memory access pattern [104] or a static
cyclic scheduler [5, 102], however, these approaches suffer limitations when
applying to the real applications.
The throttling mechanism provides another alternative to account the
memory accesses from the interfering core. The throttling controller works
independently of the specific scheduler and task set on the throttled core,
it simply stalls the task on the throttled core when the budget is consumed
within the period.
The arrival curve of the flow can be derived similar to the method as
commonly found in [98], i.e., the maximum possible traffic amount α(t) for
a given time interval t. In the worst case the core can generate up to 2Q
continuous cache misses in a time window with 2Q length due to the back
logged one Q from the previous period, and then another Q every period.
The derived flow arrival curve is shown in Figure 4.2. Notice that this curve
is a step function and the upper bound of the arrival curve, αu(t), is also
depicted in the figure.
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4.2.2 Stall time calculation
As we assumed that the inter-connection network to memory is bus and its
arbitration is based on round robin, each memory access could be delayed by
one memory access from the other core. The stall that one task can suffer
depends on both the number of memory accesses this task needs to perform,
as well as the number of memory accesses generated on the other core during
this task’s execution. To this end, we show how these two factors and the
task stall can be accounted.
Let us consider a task which generates CM memory accesses in worst case.
Since each access can be delayed by interfering core’s access, the maximum
stall time this task can suffer is upper bounded by CM · L where L is the
time needed to perform one memory access. It represents the task interior
requirement on the memory resource.
The task stall due to the memory accesses from the other core can be esti-
mated by accounting the memory access traffic during this task’s execution.
However, unlike the CM value which does not change depending on its stall
time, there is a circular dependency between the task stall time and the num-
ber of memory accesses from the other core. Figure 4.31 illustrates the stall
for one task with worst case execution time C, measured in isolation, and a
throttled core with arrival curve α(t). The amount of traffic d1 = α(C) dur-
ing the task’s execution could interfere this task and cause an increase of d1
in its execution time. However, the increased execution time, C + d1, would
possibly suffer a higher level of memory traffic interference, which is equal to
d2 = α(C + d1). This process continues until it converges. As clearly showed
in the figure, this can be formulated as an iterative procedure, it terminates
and returns the stall for this task when the procedure is converged at ∆, that
is
d(k+1) = α(C + d(k)) (4.1)
Finally, the task stall cannot exceed one of these two factors—cache misses
of the task under analysis and the interfering flow of the other core, hence,
the stalled execution time Ĉ for one task can be expressed as the solution of
1The time length in the figure is selected to better demonstrate the iterative procedure













Figure 4.3: The circular dependency between the traffic from throttled core
andthe stall of task on the critical core, d represents the amount of traffic
for a given time interval while ∆ represents the overall stall for this task.
this iterative procedure:
Ĉ(k+1) = C + min{CM · L, α(Ĉ(k))} (4.2)
4.2.3 Extended response time analysis
With the stalled execution time for each task, we can perform the classical
response time analysis [105]. However, this turns out to be quite pessimistic
as each task under analysis is assumed to possibly suffer the 2Q delay. In
reality, this cannot happen since for a continuous time interval, there could be
only one back-logged Q at the beginning. We still use the iterative response
time analysis; refine it by adding another term to account the delay due to
the memory contention with other core. The main intuition is that, instead
of applying the delay upon each single task, we directly compute the delay
for the response time at each iteration.
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· Cj + min{N (R(k)) · L, α(R(k))} (4.3)
where








When ignoring the third term on the RHS of the equation, this is exactly
the same as the classical response time analysis. The new introduced third
term represents the maximum possible stall upon all tasks executing (include
τi itself and the preempting tasks) during the time interval R
k. Specifically,
number N (Rk) captures the total number of cache misses among all tasks
executing within this time interval Rk, whereas α(Rk) is the total memory
access traffic from the throttled core during Rk. Following the stall analysis
for one task in previous subsection, we know that the third term (the min
function) is the total stall caused by memory contention between all the
executing tasks and the traffic from the throttled core within this Ri time
interval. The response time of τi is obtained when R
k converges as the
classical response time analysis.
4.2.4 Calculation of throttling budget
Given a throttling period P on the throttled core, we now consider how to
calculate the maximum budget value Q such that the tasks assigned on the
critical core can have their deadlines guaranteed. We first assume that tasks
are schedulable when they run in isolation. We also assume the tasks on
the critical core are scheduled according to fixed priority assignment with
τ1 being the highest priority task, the budget Q for the throttled core can
be calculated by considering the feasibility of individual task on the critical
core, in decreasing priority order. Let Qi denote the maximum budget value
such that the subset hep(i) on critical core have their deadline satisfied. The
following properties can be derived.
Property 1. The Qi sequence is monotonically non increasing.
Property 2. The maximum budget that can be assigned to the throttled
core is Qn where n is the number of tasks on the critical core.
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Proof. Property 1 can be easily proved by contradiction. Suppose for a task
τi, there exists one task τj ∈ lp(i) with Qj value larger than Qi. Since
Qj is the value such that the task set hep(j) is feasible, hence task subset
hep(i) ∈ hp(j) is also feasible. This contradicts the assumption that Qi is
largest value such that hep(i) is feasible.
Property 2 follows directly from Property 1.
The overall algorithm to compute the budgetQ is presented in Algorithm 1.
Line 2 initializes the Q value to the period P ; this serves as the upper bound
of Q. Then the tasks on the critical are checked in decreasing priority order:
if the task is verified to be feasible by computing its response time, then the
algorithm moves on to the next task; otherwise, the value Qi is calculated and
Q is updated with Qi. Notice that since the algorithm follows the priority
order, hp(i) is guaranteed to be feasible when checking task τi, hence Line 5
only needs to deal with task τi alone. Finally, when the algorithm finishes all
the tasks, it returns the value Q as the maximum budget for the throttled
core.
Input: The throttling period P and the taskset parameters on the
critical core.
Output: The maximum budget value Q such that the critical core is
feasible
1 begin
2 Q = P ;
3 for i← 1 to n do
4 Calculate the response time Ri according to Equation (4.3) ;
5 if Ri > Di then
6 Calculate Qi such that τi is feasible ;
7 update Q with Q = Qi;
8 return Q ;
Algorithm 1: Calculate budget Q such that the critical core is feasible.
Now it remains to explain how to calculate Qi to make τi feasible, as the
Line 5 in the algorithm. Notice the response time calculation depends on both
the arrival times of high priority tasks and the delay caused by the throttled
core during the response time interval, which makes the Q calculation not
straightforward. Since for a given traffic delay function α(t), the response
time function for τi has dis-continuous points only at the arrival time of high
56
priority task. We denote this set of time instants as the testing set as in the
following equation.
T S(τi) .= {t|t ∈ [Ci, Di] ∩ t = k · Tj ∀τj ∈ hp(i), k ∈ N} (4.5)
For a certain time point from T S(τi), the number of preemptions on τi is
a fixed value independently of the traffic function, which allows us to solve




∅; if S(t) ≤ 0





if 0 < S(t) < N (t) · L
(4.6)
where S(t) is the maximum allowed stall time for τi at time t that still satisfies
the schedulability constraints and can be expressed








Proof. The first case is when the task execution plus the interference due to
the preemptions from high priority tasks already exceeds the time interval t,
hence, there is no solution at this point. On the other hand, the second line
shows the situation when the cache misses from the tasks executing on this
core is small or the task slack is big enough, such that the delay bound from
the task itself is enough, regardless of the traffic flow on the other core.
The throttling mechanism plays an important role in the third case: we
have to limit the memory access traffic from the other core by controlling
the budget Q so that the delay on this task would not cause deadline miss.
With the upper bound of traffic function as shown in Fig. 4.2, we have















Solve this equation and discard the unfeasible solution we get
Q ≤ 2P + t
4
− ((2P + t)
2 − 8S(t)P )1/2
4
.
This proves the Equation (4.6).
Notice that τi is feasible if there exists one point from T S(τi) that satisfies
Equation (4.3), therefore, the budget value Qi that guarantees the feasibility




where Qi(t) is computed according to Equation (4.6).
With this calculated Qi for each task, now we can follow Algorithm 1 to
calculate the budget Q for the throttled core with the schedulability of the
tasks on the critical core guaranteed.
4.3 Multiple Interfering Cores
Having shown the interference from one single core to the critical core, now
we extend the result to the case when the system contains several throttled
cores, which both contend for the access to the main memory with the critical
core. This is the situation shown in Figure 4.1. Depends on how the budget is
distributed among all the throttled cores, we propose two different throttling
schemes: static budget distribution, which assigns fixed amount of budget
to each core, and dynamic budget distribution, which assigns dynamically
assign budget on-demand basis. For each scheme, our goal is to find a budget
assignment for throttled cores that maximizes utilization of throttled cores
that satisfy schedulability of the critical core.
4.3.1 Static budget distribution
In this scheme, we consider each core owns its budget which is statically
distributed from a global budget and all cores share the same period. We
assume the static distribution proportion for each throttled core is given in
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priori by, for example, analyzing the characteristics of tasks on each throttled
core.
First, we describe method to compute the stall of one task on the critical
core. Assuming each throttled core has an individual budget, it is easy to see
the upper bound of its memory access can be computed by the correspond-
ing period and budget. Similar to the analysis presented in the previous
section, we denote the arrival curve for each throttled core by αc(t), where
c = 1, . . . ,M and M is the number of throttled cores. The increased exe-
cution time of one single task τl on the critical core, denoted by Ĉl, can be
computed by the following iterative way:
Ĉ
(k+1)
l = Cl +
∑
1≤c≤M
min{CMl · L, αc(Ĉ(k)l )} (4.10)
The stalled execution time is calculated by summing up all the delays
caused by each throttled core and its original execution time. The delay fac-
tor from each core is determined similar to Equation (4.2) as analyzed in the
section before: the cache misses due to the task itself or the memory traf-
fic flow from the throttled cores. When the iterative procedure converges,
it returns the increased execution time, which includes the original execu-
tion requirement plus maximum delay from all throttled cores during this
increased execution time.
The response time analysis can be extended to the multi throttled core case
with the similar technique used for the single throttled core. The main intu-
ition is that, at each iteration we should consider delay from each throttled
core and sum them up, as showed in the next equation.
R
(k+1)












min{N (R(k))L, αc(R(k))} (4.11)
, where N (t) is defined in Equation (4.4) and c is the index of throttled core.
We assume throttled core with index c ∈ [1,M ] is assigned a fixed ratio rc
of the global budget, i.e., the budget for this core is rcQi. Furthermore, let the
throttled cores are indexed by increasing ratio order. Given the distribution
proportion of global budget, how to calculate the budget still turns out to
be a problem not easy to solve. The tricky part is that when summing up
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the delay factor from each throttled core, it is obtained either from the task
cache miss (as the first item in the min function) or the throttled core flow
(as the second item in the min function), depending on the specific arrival
curve of this throttled core and the time instant.
To consider the schedulability of one task τi, i ∈ [1, N ], on the critical core,
we get the testing set T S(τi) for τi as in Equation (4.5) and the slack S(t),
as defined in Equation (4.7), at one specific time instant in the testing set.
When considering the schedulability of the task τi, for a given time instant
t ∈ T S(τi) and one throttled core with index c ∈ [1,M ], we calculate the
ranges of global budget so that we can determine the delay from this throttled
core is obtained from which factor. Notice that because the throttled cores
are indexed by the order of budget ratio, therefore the arrival function, we
can now determine the delay factor for the remaining throttled cores. We
solve the equation of the Qc,ti and consider all the indexes of c, t, to get the
value of Qi to make task τi on the critical core schedulable. Finally, we merge
all the solutions for each task τi on the critical core to get the final result of
Q.
The computation process is explained in detail now. We need to distinguish
three cases depends on the range of value S(t):
When S(t) is no larger than 0. In this case, the task on the critical core
could not suffer any delay at this time point. Therefore, the budget would
be zero.
When S(t) is no less than M ·N (t)L. In this case, no matter how large the
traffic flow would be, since the delay from each core is bounded by N (t)L,
the budget can be assigned arbitrarily.
We focus on the case when S(t) is within the range between the two pre-
vious values. The main idea is to divide the throttled cores by the return
value of the min function in Equation (4.11). Since the throttled cores are
indexed by increasing budget ratio, there may exist one core with index c
such that, for a specific time instant t and a global budget Qi, the delay from
the throttled core with a index no less than c is obtained from the task cache
miss term. These cores have even higher traffic flow and the min function
would return the task cache miss item. Now consider the min function and
replace R(k) by t we have:
αc(t) ≥ N (t)L
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where N (t) is defined in Equation (4.4). Notice the αc(t) function is a step
function and its upper bound αuc (t) is used to simplify the computation.







Solving this equation, let QLi (c, t) denote the lower bound of Q value such
that stall caused by core c at time t is obtained from the cache miss part, we
have:





c (2P + t)
2 − 8r2cLN (t)P )1/2
4r2c
. (4.12)
Now that we know if Qc,ti is larger than Q
L
i (c, t), the core with index no less
than c would cause delay equal to the cache miss part, which is the key idea
to solve the problem. we group the cores into the two sets depending on their
flow value. Specifically, the first c−1 throttled core contribute stall from the
traffic flow part, while the remaining cores (starting from index c inclusive)
contribute N (t)L each. Now we are ready to tackle Equation (4.11). The
third item of the RHS with R(k) replaced by t is:
∑
1≤c≤M
min{N (t)L, αc(t)} =
∑
1≤j<c
αj(t) + (M − c+ 1)N (t)L
Therefore, Equation (4.11) can be rewritten as∑
1≤j<c
αj(t) + (M − c+ 1)N (t)L ≤ S(t)
where S(t) is defined as in Equation (4.7)
Now the solution becomes similar to the single throttled core case: we
expand the summation part αj for each throttled core with rj and Qi and






















2(2P + t)2 − 8r̂∗cS(t)P )1/2
4r̂∗c
(4.13)
Put Equation (4.12) and Equation (4.13) together and consider all indexes
of throttled cores and all time points in testing set. Since task τi is schedu-







{Qc,ti ≥ QLi (c, t)
⋂
Qc,ti ≤ QHi (c, t)} (4.14)
where QLi (c, t) and Q
H
i (c, t) are solved in Equation (4.12) and Equation (4.13)
respectively.
Finally, considering the multiple tasks on the critical core, the final result





where each Qi is calculated in Equation 4.14.
4.3.2 Dynamic budget distribution
In this scheme, all throttled cores share a single global budget and a period.
When each core accesses memory, it consumes the global budget. When the
global budget is exhausted, tasks on all throttled cores are suspended until
the next period begins.
The dynamic budget distribution scheme reduces the possibility of throt-
tling on the throttled cores because budget is consumed more efficiently on-
demand basis. Therefore it improves responsiveness of applications on the
throttled cores. It becomes more evident when tasks have high variance on
memory access requests. On the other hand, however, it makes analysis more
difficult, because budget distribution among cores keeps changing over time.
A safe, but pessimistic, upper bound of delay function is
Ĉ(k+1) = C + min{M · CM · L, α(Ĉ(k))} (4.15)
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Figure 4.4: Architecture of our evaluation platform.
whereM is the number of interfering cores. This is identical to Equation (4.2)
except that M is multiplied in the first part of the min function. This is
because the critical task on the critical core now can wait up toM arbitration.
Similarly, we can use Equation (4.3) for response time analysis just by
multiplying M to the first part, N (Rk), of the min function.
Finally, computing the global budget Q can be obtained by using Equa-
tion (4.6), again multiplying M to all N (t)L.
Note that this analysis is more pessimistic than the analysis in Section
4.3.1, because we do not consider each individual flow, which could possibly
produce a tighter bound.
4.4 Evaluation
In this section, we experimentally evaluate our approach in terms of isolation




The software implementation we used in this chapter is different from the
MemGuard system described in Chapter 3 in several ways 2. It uses Linux
group scheduling interface called cgroup instead of directly manipulating per-
core runqueue as in MemGuard. The cgroup interface is originally designed to
specify fraction of system resources such as CPU cores and memory capacity
to a group of tasks that may span multiple cores [106]. We extended the
cgroup interface so that we can specify memory bandwidth with a pair of
period and budget. This interface gives us the maximum flexibility. For
example, we can enforce memory throttling (1) for each individual core by
creating a cgroup for each core (Section 4.2), or (2) for a group of cores by
creating a single cgroup and assigning the cores to the cgroup (Section 4.3).
On the other hand, precise per-core control is more difficult because of the
complexity of group scheduling implementation in Linux as well as hardware
restrictions—For example, it is not easy, if not impossible, to stop multiple
cores at once when they collectively used the budget, which is shared by
all cores in the cgroup. Hence, our implementation used in this chapter
periodically polls the hardware performance counters, instead of generating
interrupts, to account the budget consumption. The polling occurs at every
1ms or context switching time, whichever comes first. Therefore, there can
be some amount of jitter from the time when the budget is expired to the
time when scheduler actually performs the throttling operations.
4.4.2 Evaluation Setup
The testbed contains Intel Core2Quad Q8400 processor running at 2.66GHz
shown in Figure 4.4. Core0-1 share a 2MB L2 cache, and Core2-3 share
another 2MB L2 cache. L2 caches are directly connected to the shared FSB
running at 1333MHz. For this evaluation, we only use Core1 and Core3 for
the experiment in order to eliminate the effect by sharing L2 cache 3. We use
last level cache (LLC) miss count, reported from the hardware performance
counter of each core, as the cache-miss number. We obtained the memory
2The source code can be found in https://github.com/heechul/linux-sched-
coreidle/tree/sched-3.2-throttle-v2






Figure 4.5: Task under analysis on the critical core.
access latency L, using a synthetic benchmark 4. We convert buget Q to the
number of cache misses with Q/L.
4.4.3 Response Time on the Critical Core
We present measured response time on the critical core while varying memory
bandwidth on the interfering core. In this experiment, we use Core1 as
a critical core and Core3 as an interfering core. The interfering core is
regulated by the throttling mechanism with period P , and budget Q.
Fig. 4.5 shows the task under analysis,τcrit, that runs on Core1. It is
engineered to take 30ms to finish when run in isolation; it spends 50% of
time stalling on cache-misses. The cache-misses are placed in 10 equally
spaced chunks; each chunk generates 1.5ms of continuous cache-misses. Note
that we engineered each memory access to cause a cache-miss during the
chunk. Then the task spends another 1.5ms for pure computation without
any cache-miss.
On Core3 another engineered task, τinter, is running. It generates continu-
ous cache-misses but throttled with P and Q values. We measured response
time of τcrit on the critical core, while varying the throttling memory band-
width of the interfering core.
Figure 4.6 shows the response time impact of throttling. X-axis shows the
allocated memory bandwidth on the interfering core, Core3; the throttling
period P is set to 10ms and budget, Q, is varied so that the bandwidth
































Throttling memory b/w(%) on the interfering core
measured
calculated
Figure 4.6: Impact of throttling bandwidth to the response time on the
critical core.
changes from 0 to 100%. Note that zero bandwidth is equivalent to the case
when nothing is running on the interfering core. Y-axis shows the relative re-
sponse time increase of Tcrit on the critical core. The calculated curve shows
the calculated response time of Tcrit according to Eq. 4.2. The measured
curve shows the measured worst case response time among 1000 repeated
invocations of Tcrit; We randomly vary the interval time between two succes-
sive invocations from 0 to 30ms in order not to be affected by regularity of
interfering flow on the interfering core.
In calculated curve, response time increases as the assigned bandwidth
of the interfering core increases. When the assigned bandwidth increases
above 30%, resulting response time saturates because from that point it
is bounded by the number of cache-misses of the Tcrit itself. In measured
curve, response time also increases as bandwidth increases, but it is slower
than the calculated curve. Notice that response time increase is sharper as
assigned bandwidth is above 50% and approaches to the calculated bound.
The difference between the calculated and measured curve show pessimism
of our analysis. In the analysis, we considered the worst case scenario where
every cache-miss from tcrit is delayed from cache-misses of the interfering
core. However, the probability of such worst case scenario is low in a real
situation as suggested by the measurement result.
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Scheme Total throttled time
Static 9,689 ms
Dynamic 4,622 ms
Table 4.1: Throttling time of interfering cores.
4.4.4 Performance Impact on Throttled Cores
In this experiment, we compare performance impact of throttled cores under
static and dynamic budget distribution schemes with realistic workload.
We use both Core1 and Core3 as interfering cores. In this experiment, we
do not have a critical core, since we focus on the impact of budget distribution
schemes on the throttled cores. We use two mpeg4 video streams, 720p and
1080p movie trailers, as workloads and played them on Core1 and Core3
respectively using mplayer.
For static scheme, the total budget is configured to be evenly divided
between the two cores. We set the period equal to 10ms and the budget
equal to approximately 5% of memory bandwidth (15000 cache-misses per
10ms per core). For dynamic configuration, we set the period equal to the
same 10ms and the shared global budget equal to approximately 10% of
memory bandwidth (30000 cache-misses per 10ms on both cores).
Figure 4.7 shows measured cache-misses behavior of static budget distri-
bution scheme and dynamic budget distribution scheme. X-axis is time in
100ms unit and Y-axis is the number of measured cache-misses for each 100ms
time interval. At any time instance, both schemes limit the total number of
cache-misses less than the global budget (300,000 misses for every 100ms). In
the case of static scheme, both Core1 and Core3 are limited to the specified
5% bandwidth (150,000 misses) all the time. Note that, ideally both Core1
and Core3 should not exceed 5% bandwidth line. However, due to the lim-
itation of current implementation, detailed in Section 4.5, we are observing
small fluctuation. In case of dynamic scheme, each core can generate much
more cache-misses than 5% bandwidth line, but when combines the cache-
misses for both cores, it does not exceed 10% bandwidth limit. This allows
more efficient bandwidth utilization.
Table 4.1 compares total throttled time, the amount of suspended time











































(b) Dynamic budget distribution
Figure 4.7: Cache-miss differences between static vs dynamic budget
distribution scheme. Red line is Core1 and blue line is Core3
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playback experiment. In the static scheme, Core1 and Core3 are throttled
total 9,689ms (Core1: 3019ms, Core3: 6670ms), while they are throttled
only 4,622ms in the dynamic scheme. This is because of more efficient global
budget distribution of the dynamic scheme.
4.4.5 Evaluation Summary
The evaluation results first demonstrate response time impact of memory
throttling both analytically and experimentally on a real hardware platform.
The results suggest that our technique can provide isolation guarantee with
analytic support. We also investigate performance impact of tasks on the
throttled cores under static and dynamic budget distribution schemes. The
result shows that dynamic distribution scheme can provide better perfor-
mance to the throttled cores for the same aggregated memory bandwidth
budget. However, this can adversely affect to the critical core due to in-
creased contention and poor analytic bound.
4.5 Discussion
There are several assumptions we made on hardware that may affect the
validity of our analysis results. We assume CPU synchronously waits fetch
for cache-miss while it may concurrently execute out-of-order instructions
in reality. Also, we assume that each single cache-miss takes a constant
time, but it can vary in most COTS DRAM controllers (e.g., DRAM access
cost significantly differ whether data is located in an opened row or a closed
row). Taking into account of memory access cost could be an interesting
research topic. Finally, we assumed bus arbitration schemes follows round-
robin. However, actual arbitration is not well known and may differ from
vendors. Developing a sound analysis framework on top of COTS components
is challenging future research topic. On the other hand, even though our
evaluation platform may not be a perfect match with the analysis model, we




Shared resource contention in modern multicore/multiprocessor systems is
a big challenge in real-time system design. Much effort has been spent to
develop analysis frameworks for shared resource arbitration, in particular
bus and memory, to compute worst case timing bounds. Thiele et al. pre-
sented Real-time calculus [107, 108] to model real-time tasks with request
and service curves. Real-time calculus is extended to support multiprocessor
systems by Leontyev et al [109]. Pellizzoni et al, also used real-time cal-
culus to model CPU memory traffic and PCI IO traffic [103]. Rosen et al,
designed a TDMA based system bus arbiter with algorithms that produce ef-
ficient TDMA bus schedules [110]. Schranzhofer el al. developed an analysis
framework to compute the worst-case response time of real-time tasks under
TDMA based bus arbitration and adaptive arbitration [111, 102]. Pellizzoni
el al. also developed a delay analysis framework for round robin and fifo
arbitration based multiprocessor systems [5]. They assumed a task consists
of a set of superblocks and described the method to compute tight WCET
bound. Our delay model uses the main results from [5, 103] to compute
maximum throttling parameters that still guarantees the schedulability of a
critical core. Recently Dasari et al. [112] developed a response time analysis
for COTS based multi-core systems. However, they do not consider specific
bus arbitration scheme and task cache-miss behavior, hence more pessimistic
than our analysis.
Better timing guarantees on accessing shared memory and bus can be
achieved by adopting specially designed hardware architectures. Several re-
searchers proposed predictable DRAM controllers [48, 51] that employ pre-
dictable arbitration/access schemes to provide bandwidth and latency guar-
antees. Our analysis strives to utilize these hardware supported components,
but provide flexibility in to achieve desired performance goal with the help
of software assisted memory access control system.
In real-time systems, various aperiodic real-time servers, such as deferrable
server, polling server, and sporadic servers, are used execute aperiodic tasks
together with other real-time tasks without messing schedulability analysis
[36]. Deferrable server maintains the budget for the duration of each pe-
riod. While it maximally utilizes the given budget, it lowers schedulability
because the budget can be executed in sequence spanning two consecutive
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periods. Due to its simplicity in implementation, however, it is commonly
used in practice as shown in CPU bandwidth controller in recent Linux 3.2
kernel [113]. Sporadic server is theoretically best but complex to implement
and suffer significant overhead in high load [114]. Our memory throttling
controller implementation follows the semantic of deferrable server.
4.7 Summary
In this chapter, we presented a response time analysis method under mem-
ory bandwidth controlled multicore systems. In particular, we considered a
scenario where a dedicated core executes critical tasks while other cores ex-
ecute tasks which cause significant accesses on the shared bus and memory.
We presented a software based memory throttling mechanism and analytic
solutions to compute throttling parameters that guarantee schedulability of
critical tasks while minimizing performance impact of tasks on the throttled
cores. We implemented the mechanism in Linux kernel and experimentally




Another challenging issue for a RTOS is managing power/energy consump-
tion of the system without violating required real-time performance. In this
chapter, we describe a method to manage multiple dynamic voltage/fre-
quency scaling (DVFS) capable components in a way to minimize energy
consumption while still meeting timing requirements of real-time tasks.
DVFS schemes are common for reducing energy consumption, and many
devices support multiple frequency and voltage levels. However, most DVFS
schemes only adjust CPU frequency and voltage, and do not consider the
energy consumption of the bus and memory. Previous studies show that bus
and memory also significantly contribute to the total energy consumption
[115]. Recent hardware allows these components to have their own clocks and
DVFS capabilities that can be tuned independently of the CPU frequency.
Therefore, new DVFS schemes must consider CPU, bus, and memory fre-
quency to reduce the system-wide energy consumption.
Table 5.1 shows how a multiple component DVFS (multi-DVFS) scheme
can save energy with a small performance penalty. We measured the energy
consumption and execution time of two tasks — dhrystone, a CPU intensive
task, and memxfer5b, a memory intensive task on an ARM926-ejs processor.
For dhrystone, reducing memory frequency to half of the maximum increases
the execution time by only 0.5% but reduces energy consumption by 10%.
Lowering the CPU frequency to half of the maximum for memxfer5b results
in a 2.6% increase in execution time but achieves a 30% energy reduction.
The results show the potential of jointly adjusting CPU an memory frequen-
cies/voltages in order to achieve best energy reduction.
In this chapter, we propose a multi-DVFS energy model that considers
the energy consumption of CPU, bus, and memory, and considers task set
characteristics such as the number of CPU and memory access cycles. We
validate the model with a series of experiments on an ARM based embedded
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Table 5.1: Effect of task characteristics in energy saving measured on a real
hardware platform.
Task CPU Mem Time Energy Energy
(MHz) (MHz) (s) (mJ) savings
dhrystone 200 100 4.26 2364 –
200 50 4.28 2106 10%
memxfer5b 200 100 3.46 1690 –
100 100 3.55 1182 30%
system and show that it captures real system energy consumption. Based
on our energy model, we present a systematic scheme for assigning multi-
ple DVFS frequencies for a set of periodic real-time tasks given system and
schedulability constraints. We show the effectiveness of the proposed scheme
by both simulations and real experiments.
In summary, we make the following contributions: We propose a realistic
multi-DVFS energy model that considers CPU, system bus, memory, and
task set characteristics, at multiple frequency settings and validate it on a
real hardware platform; based on the proposed model, we present a static
multi-DVFS scheme for energy optimal scheduling of periodic real-time tasks.
This chapter is organized as follows: Section 5.1 presents the energy model
and its validation on a real hardware platform. Section 5.2 reports model val-
idation results on two real hardware configurations. Section 5.3 defines and
solves the frequency assignment problem for a set of real-time tasks. Section
5.4 compares the proposed multi-DVFS scheme to other DVFS schemes, and
Section 5.5 discusses practical issues. Section 5.6 concludes this chapter.
5.1 Energy Model
Most recent ARM based systems are capable of independently tuning CPU,
system bus and memory frequencies [116, 117]. Our model incorporates inde-
pendent frequency assignment and is validated on a real hardware platform.
This section describes the multi-DVFS energy model that considers energy
consumption on a platform with multiple independently adjustable compo-
nent clocks. Table 5.2 presents a summary of notation used throughout the
paper.
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Table 5.2: Summary of notation.
E total energy consumption (mJ)
Ecomp pure execution block energy consumption(mJ)
Emem cache stall block energy consumption (mJ)
Eidle idle block energy consumption (mJ)
e execution time of a given task (s)
P period(=deadline) of a given task (s)
C CPU cycles of a given task (106 cycles)
M memory cycles of a given task (106 cycles)
r cache stall ratio
fc CPU clock (MHz)
fb system bus clock (MHz)
fm memory clock (MHz)
Vcpu CPU voltage (V)
Vbus system bus voltage (V)
Vmem memory voltage (V)
I idle time dynamic power consumption of CPU, bus,
and memory (mW)
R static power consumption of the system (mW)
Kca capacitance constant for active CPU (nF)
Kcs capacitance constant for standby(on but idle) CPU
(nF)
Kba capacitance constant for active system bus (nF)
Kbs capacitance constant for standby system bus (nF)
Kma capacitance constant for active memory (nF)
Kms capacitance constant for standby memory (nF)
We propose an energy model to reflect the actual characteristics of recent
embedded platforms by focusing on three components: CPU, system bus,
and main memory. These components are tightly integrated and contribute
significantly to the total energy consumption as shown in Table 5.1. We
also incorporate task set characteristics, specifically the number of CPU and
memory access cycles, into the energy model.
Fig. 5.1 illustrates our energy model for a single task. In the model, task
execution time is split into three blocks: (1) pure execution, (2) cache stall,
and (3) idle. In the pure execution block, the CPU core executes instructions
while the system bus and main memory are in standby. In the cache stall

















pure exec block cache stall block idle block
Power Ecpu Emem Eidle
Figure 5.1: Energy model for a single task with deadline (e: task finish
time, P : deadline).
the CPU core is in standby, waiting for the data to become available in its
cache. After the task finishes, all three components – CPU, system bus,
and memory – are in an idle state. While actual cache stall periods are
scattered throughout the entire execution, we aggregate them into a single
block. This is valid since most embedded processors execute in-order and
there is no overlap between execution and off-chip memory fetch operations.
For out-of-order processors, there is an overlap period, but it is relatively
small because off-chip memory access takes much longer than executing out-
of-order instructions.








where C is the number of CPU cycles needed to complete the task and M
is the number of memory cycles for off-chip memory access during cache
stall handling; fc is CPU clock frequency and fm is main memory frequency.
Using Eq. (5.1), we are able to predict the execution time of a task for a
specific fc and fm. The first term,
C
fc
, is the pure execution time (the first
block in Fig. 5.1), and M
fm
is the cache stall time (second block in Fig. 5.1).







describing the CPU or memory intensiveness of a task.
The total energy consumption shown in Fig. 5.1 is expressed by
E = Ecomp + Emem + Eidle, (5.3)
where Ecomp is the system-wide energy consumption during the pure execu-
tion block, Emem is the consumption during the cache stall block and Eidle is
the consumption during the idle block. The total power consumption at any
given time can be expressed as the sum of each component’s power consump-
tion. The power consumption of each component can be described using a
well-known power equation, K · V N · f + R, where K is half of the average
capacitance, V is voltage, f is frequency of the component, N is the voltage
exponent, and R is static leakage power [118]. Note that K is unique to
each mode of operation. For example, during idle and cache stall time, the
CPU consumes less power than when it is actively executing instructions, al-
though its operating frequency and voltage may remain the same. The value
of K for each operation mode may vary greatly for different processors. To
generalize the model, we consider three modes – active, standby, and idle –
and use multiple K values in our base equation. Other components – LCD,
flash, etc. – consume static power regardless of the voltages and frequencies
of the CPU, bus and memory. We do not consider a dynamic on/off strategy
for those devices. In view of the above, we can write




Eq. (5.4) shows the energy consumption for the pure computation block. In
this block, the CPU is actively executing instructions while the system bus
and memory are in standby. Kca is the capacitance constant for the active
CPU mode. Kbs and Kms are standby capacitance constants for system bus
and memory, respectively. R represents the static power consumption of the
entire system. Similarly,




Eq. (5.5) is the energy consumption during the cache stall block in which
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the CPU stalls the execution and waits until the data becomes available in
its cache. The CPU consumes less power when it is waiting for the cache
data due to clock gating technology [119], so we introduce a constant factor,
Kcs, for CPU standby mode. Both system bus and memory are active in this
phase. Kba and Kma denote capacitance constants of active mode bus and
memory, respectively. Finally,
Eidle = (I +R)·(P − e). (5.6)
Eq. (5.6) is the energy consumption during idle mode. Many recent embedded
processors support a special idle mode which significantly reduces power
consumption [120], so we use a separate term, I, to represent the idle mode
power consumption of the CPU, system bus, and memory.
5.2 Model Validation
In this section, we present validation results that demonstrate the accuracy of
the model (Section 5.1) in predicting the energy consumption of an embedded
hardware platform with an ARM926-ejs based processor [121]. On the same
platform, we verified two different memory configurations – internal SRAM
(Section 5.2.1) and external DRAM (Section 5.2.2) – to show the application
of the model to different devices.
5.2.1 SRAM Configuration
Fig. 5.2 shows the block diagram of the tested STMP3650 SoC. The SoC
includes an ARM CPU core, L1 cache, system bus, and internal SRAM in a
single package. The 256 KB internal SRAM is connected to the system bus.
While the proposed model is applicable to many embedded systems, there
are several simplifications on our test platform; CPU, system bus, and inter-
nal SRAM all share the same power source (Vcpu = Vbus = Vmem) and system
bus and memory operate at the same frequency (fb = fm). The resulting
energy equation for our hardware platform is,
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Figure 5.2: Tested hardware platform for SRAM configuration. The CPU,
system bus, and SRAM share a common voltage. The SRAM operates at
system bus frequency.
E = (Kca·V N ·fc +K∗ms·V N ·fm +R)·
C
fc
+(Kcs·V N ·fc +K∗ma·V N ·fm +R)·
M
fm
+(I +R)·(P − e).
(5.7)
Because system bus and memory share a common voltage and frequency,
we combine the terms for these components in Eq. (5.4) and (5.5), and use
combined capacitance constants K∗ms and K
∗
ma to denote standby and active
mode, respectively. These restrictions are platform and architecture specific.
For example, [122] does not share a common voltage between the CPU and
system bus. Table 5.3 shows the basic specifications of the tested processor.
CPU frequency, fc, is adjustable from 20 MHz to 200 MHz, the system bus
and memory clock is divided from the CPU clock, fb = fm = fc/n where n
is an integer, and voltage can be adjusted with 0.32 V steps from 1.504 V
to 1.824 V. We set the voltage proportional to the CPU clock based on the
recommendation of the processor data sheet, V = afc + b. For this system
a = 0.0016 V/MHz and b = 1.504 V.
In our experiments, energy consumption was measured for four synthetic
tasks with different cache stall ratios, 0%, 10%, 25%, and 55%. We measured
the entire board level power consumption which measures the power between
the external supply and the input to the board. Our energy model requires
the number of CPU cycles, C, and memory cycles, M to be known for a task.
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Table 5.3: Processor specifications.
CPU clock 20 - 200 MHz (2 MHz step)
Bus clock 20 - 100 MHz (fc/n)
Voltage 1.504 - 1.824 V (0.32 V step)
L1 cache 8 KB I, 8 KB D
Table 5.4: Model parameters for the tested hardware.






0.51 0.22 0.54 0.21 6.57 67.43
Note that M is the number of memory cycles to handle cache-misses; cache
hit memory references are not included in M . In many recent processors,
the cache stall cycles can be obtained by using a performance counter [123];
however, the tested processor did not have a counter. Therefore, we devised
a program with two loops – a loop with 100% cache misses and another with
100% cache hits – and measured their execution time. To construct a loop
with 100% cache misses, we allocated an array twice the size of the cache
and sequentially read words separated by one cache-line size. These reads
always resulted in cache misses. By subtracting the execution time of the
100% cache-hit loop from the 100% cache-miss loop, we obtained cache stall
time.
By varying the number of loop iterations, we synthesized tasks with differ-
ent C and M values. The instruction code of the synthetic tasks fit into the
8 KB I-cache to avoid generating additional instruction fetch cache stalls.
For each task, eight different frequency/voltage settings were tested, and for
each setting we measured energy consumption and execution time. We set
the voltage exponent, N = 2, and performed nonlinear least squares analysis
on the collected data to determine the value of each parameter in Eq. (5.7).
Fig. 5.3 plots the measured energy consumption and the model predicted
energy consumption. The R2 (the coefficient of determination that estimates
the validity of a model) value is 99.97% and the maximum relative error is



















Figure 5.3: Energy model fitting for SRAM configuration. Comparison of
measured and model predicted energy values for 32 configurations with
varying cache stall ratio and clock settings. R2 is 99.97%.
behavior. Table 5.4 shows the value of each parameter in Eq. (5.7) for the
tested hardware.
5.2.2 DRAM Configuration
We changed the hardware configuration of Section 5.2.1 to use external
DRAM. Fig. 5.4 shows the modified system. DRAM is connected to on-chip
DRAM controller, which is attached to system bus. One key difference from
SRAM is that DRAM does not share a common voltage with the processor
core, resulting in a different system energy equation.
In our platform, the DRAM [124] uses a fixed 3.0V and operates at a
multiple of the system bus frequency. CPU and system bus use the same
variable voltage, from 1.504V to 1.824V, as the previous section.
The energy equation of this hardware configuration is,
E = (Kca·V N ·fc +K∗ms·(V N ·+ 3.0N )·fm +R)·
C
fc
+(Kcs·V N ·fc +K∗ma·(V N ·+ 3.0N )·fm +R)·
M
fm
+(I +R)·(P − e).
(5.8)
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Figure 5.4: Tested hardware platform for DRAM configuration. DRAM
uses a fixed voltage (3.0V) while CPU and system bus share a common
varying voltage. The DRAM operates at system bus frequency.
The K∗ma and K
∗
ms represent the combined capacitance of active and standby
bus and DRAM, similar to Section 5.2.1. However, we use two voltage terms,
V N + 3.0N , because the system bus and DRAM do not share a common
voltage, only a common frequency, fm. We set V = 0.0016fc + 1.504 and use
N = 2.
We measured the energy consumption of four synthetic task configurations
with varying cache stall ratios – 0%, 10%, 25%, and 55% – similar to the ex-
periments in Section 5.2.1. However, all cache stalls are for DRAM; there are
no SRAM accesses. For each task configuration, eight different clock-voltage
settings were tested, and for each setting we measured the entire board level
power consumption and execution time. As in the previous section, we per-
formed a nonlinear least square analysis on the collected energy consumption
data to determine the value of each parameter in Eq. 5.8.
Fig. 5.5 plots the measured energy consumption and the model predicted
energy consumption. The R2 (the coefficient of determination) value was
99.78% and the mean average error (MAE) was 1.25%, suggesting that our
energy model accurately captures the system behavior. Table 5.4 shows the
value of each parameter in Eq. (5.8) for the tested hardware configuration
with external DRAM, obtained from the non-linear least square analysis. We



















Figure 5.5: Energy model fitting for DRAM configuration. Comparison of
measured and model predicted energy values for 32 configurations with
varying cache stall ratio and clock settings. R2 is 99.78%.
Table 5.5: Model parameters for the system with a external DRAM






0.52 0.30 0.18 0.05 6.52 71.18
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5.3 Energy Optimization of Real-Time Tasks
We formulate a problem to find the energy optimal frequency set, which
contains the frequency assignments of multiple DVFS components, to sched-
ule periodic real-time tasks. In our solution, a single (possibly different)
frequency is found for each component. All tasks that share a component,
share that frequency on the component. We call such a frequency assign-
ment static. In theory, it is possible to do better by implementing a dynamic
frequency assignment that changes the frequency of each component on each
context switch. The problem of dynamic frequency assignment becomes one
of finding the best frequency for each component and for each task. We do
not consider the latter problem, because it is difficult to implement in prac-
tice. Nevertheless, in the evaluation section, we compare the performance of
our static scheme to the optimal dynamic solution (which we computed by
a brute-force search for small task sets). We show that the dynamic scheme
does not offer significant improvement in energy savings, further reinforcing
our choice of a static (multi-DVFS) frequency assignment.
5.3.1 Problem Definition
Given a set T = T1, ..., Tn of n periodic real-time tasks, the period of Ti is
denoted by Pi, which is equal to the deadline. The tasks are scheduled on
a single processor system based on preemptive scheduling, and all tasks are
assumed to be independent. In the worst case, each task invocation requires
Ci CPU cycles and Mi memory cycles. The worst case execution time of task





, where fc is CPU frequency, fb is system bus frequency,
and fm is memory frequency (see Eq. (5.1)).
The energy consumption, Eact,i, of each invocation of task Ti is given by
Eact,i = Ecomp,i+Emem,i (see Eq. (5.4), (5.5)). CPU, system bus, and memory
are idle if there is no task to execute, and the power consumption is I+R (see
Eq. (5.6)). The hyperperiod, H, is the least common multiple of P1, ..., Pn,











· ei) · (I + R). A schedule of periodic tasks is feasible
if each task, Ti, is guaranteed Ci CPU cycles and Mi memory cycles at each
invocation.
The optimization formulation of the multi-DVFS frequency assignment
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Eq. (5.9) minimizes the sum of the energy consumption of all task invo-
cations during hyperperiod H. Eq. (5.10) is the necessary and sufficient








5.3.2 Static Multi-DVFS Frequency Assignment
In this section, we present an optimal solution for assigning a single frequency
set to a task set, T , such that all the tasks in the set run at the same CPU
frequency, fc, and the same memory frequency, fm. The number of CPU








, and the number of








1. Total execution time in the






Lemma 1. (5.9) is equivalent to the sum of the right hand side of (5.4)–(5.6)
by replacing C with CH and M with MH .
Proof. Let Wcomp be the power during the pure execution block and Wmem
be the power during the cache stall block. Thus we have
1While individual Mi, cache stall cycles of task Ti, can increase when preempted by
other tasks, the effect the increase is generally negligible – 0.25% of the total execution
time in maximum when preempted 100 times for 3 seconds on an ARM926-ejs processor
[125]. Nevertheless, we can measure task set cache stall cycles, MH , including additional














































Lemma 2. Under EDF, if the execution time, eH , does not exceed the hy-
perperiod, H, then the task set is schedulable.




















eH ≤ H. (5.13)
Methodology
The energy model presented in Eq. (5.11) can be combined with system and
deadline constraints to find the energy optimal fc, fb, and fm given a task
set defined with a single hyperperiod, H.
Frequency constraints on the CPU, memory, and bus arise from hardware
specifications,
fc,min ≤ fc ≤ fc,max, (5.14)
fm,min ≤ fm ≤ fm,max, (5.15)
fb = fm. (5.16)
The procedure for determining the energy optimal frequency assignment
requires finding unconstrained energy minimizing frequency sets and finding
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solutions on the boundary conditions and the boundary intersections imposed
by the constraints. Each frequency set must then be evaluated in the energy
model and the energy minimal solution chosen.
The optimum frequency assignment is found assuming continuous vari-
ables, but real systems have discrete frequency steps. The frequency assign-
ment for the real system can be found by testing possible frequencies that
neighbor the continuous optimal frequency solution. Neighboring frequencies
can be enumerated by finding the nearest higher and lower discrete frequen-
cies. Frequency sets that violate the deadline constraint are eliminated and
the remaining sets must be evaluated and compared in the energy model.
The energy model presented in Eq. (5.11) and the constraints in Eqs. (5.13)–
(5.16) result in the following set of equations that find possible frequency
assignments in the global search space and on the boundary conditions.
Unconstrained Minima








Substituting fm from Eq. (5.17) into Eq. (5.18) yields unconstrained energy
minimum frequency sets.
Minima on CPU Frequency Boundaries




fc ∈ {fc,min, fc,max} (5.20)
Eq. (5.19) solved for the scenarios where fc = fc,max and fc = fc,min yields
the energy minimum frequency sets on the CPU frequency boundaries.
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Minima on Memory Frequency Boundaries
fm ∈ {fm,min, fm,max} (5.21)




Eq. (5.22) solved for the two scenarios where fm = fm,max and fm = fm,min
yields the energy minimum frequency sets on the memory frequency bound-
aries.
Minimum on Deadline Constraint Boundary In order to meet the










Substituting fm from Eq. (5.23) into Eq. (5.24) yields the energy minimum
frequency set on the deadline constraint boundary.
Boundary Intersections All combinations of maximum and minimum
CPU and memory frequencies yield the frequency sets at frequency bound-
ary intersections. Eq. (5.23) solved for the scenarios where fc = fc,max and
fc = fc,min, and backsolved for fc when fm = fm,max and fm = fm,min yields
the frequency sets on the deadline and frequency boundary intersections.
Methodology Summary
The following steps summarize the procedure for finding multiple component
frequency assignments:
1 Find unconstrained energy optimal frequency sets using Eqs. (5.17)–(5.18)
and the energy optimal frequency sets on each boundary condition and
boundary intersection using Eqs. (5.19)–(5.24).
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2 Eliminate results that violate any constraints from Eqs. (5.13)–(5.16).
3 Evaluate and compare each frequency set in the energy model from Eq. (5.11),
and choose the lowest energy set.
4 Enumerate the frequency sets obtainable in the real system that neighbor
the optimal frequency set.
5 Eliminate sets that violate the deadline constraint, Eq. (5.13), and evalu-
ate the remaining frequency sets in the energy model from Eq. (5.11),
choosing the lowest energy set as the final solution.
An example of applying the procedure is presented below.
Methodology Example
Consider a system with Vcpu = Vbus = Vmem and CPU voltage as a linear
function of fc, Vcpu = Afc + B. Let A = 0.0016 V/MHz and B = 1.504 V.
Other system parameters are given in Table 5.4. Let the task set be described
by CH = 140 · 106 cycles, MH = 30 · 106 cycles, and hyperperiod, H = 3 sec.
Fig. 5.6 shows the energy consumption of the task set as a function of fc and
fm. No unconstrained minima are found within the limits of fc. The lowest
energy frequency set from all boundaries and boundary intersections is found
on the deadline boundary at {fc, fm} = {65.45 MHz, 35.35 MHz}. It can
be seen from Fig. 5.6 that this frequency assignment indeed results in the
minimum energy consumption for the system. The neighboring obtainable
frequency sets are {66,36}, {66,34}, {64,36}, and {64,34} if fc and fm are ad-
justable in 2 MHz steps. Checking the frequency sets against the constraints
reveals that all sets except {66,36} violate the deadline constraint, so they
are eliminated. Evaluating the remaining frequency set in the energy model
in Eq. (5.11) determines that the set {fc, fm} = {66,36} has an energy value

















































Figure 5.6: Energy vs. fc and fm with a task set of CH = 140 · 106 cycles,
MH = 30 · 106 cycles and H = 3 sec evaluated in the proposed energy model.
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5.4 Evaluation
In this section, we present simulation and experimental results performed on
the hardware platform to evaluate the multi-DVFS scheme. In Section 5.4.1,
we demonstrate that our multi-DVFS scheme can save energy compared to
traditional CPU-only DVFS scheme and justify our choice of static multi-
DVFS over dynamic multi-DVFS with simulations. In Section 5.4.2, we
show that the multi-DVFS scheme saves energy with experiments that run
real applications on the previously described hardware.
5.4.1 Simulation
In this section we simulated the energy savings of the proposed multi-DVFS
scheme with other DVFS schemes. We performed simulations because (1) the
choice of fm is limited in our real hardware platform – fm = fc/n where n is
an integer – but many new processors [116, 117] do not have this constraint,
and (2) we wanted to investigate the effects of varying the idle power and
voltage range, which are fixed in the real hardware platform. Nevertheless,
we used the parameters obtained from the real hardware platform as shown
in Table 5.4. We use average power consumption, which is calculated by
the total energy consumption divided by the hyperperiod, as the evaluation
metric.
Five schemes are compared in our evaluation: MAX, CPU-only DVFS,
Baseline multi-DVFS, Static multi-DVFS, and Dynamic multi-DVFS. In the
Max scheme, tasks are executed with the maximum CPU and maximum
bus/memory frequency. In the CPU-only DVFS scheme, we set the opti-
mal static CPU frequency while the system bus/memory frequency is set to
the maximum value. The Baseline multi-DVFS scheme requires that both
the CPU and bus/memory frequencies be proportional to the task set CPU
utilization at maximum frequency1. The Static multi-DVFS scheme is the
proposed solution described in the previous section which assigns a single
CPU and memory frequency to the entire task set. The Dynamic multi-
DVFS scheme results from a brute-force search for all possible combinations
of frequencies to determine the optimal frequencies for each individual task.
1In the Baseline multi-DVFS scheme, fc = fc,max ·
∑n
i=1 ui,max, and fm = fm,max ·∑n









































Figure 5.7: Average power consumption with varying utilization and
constant cache stall ratio = 0.3.
We normalize the average power consumption to the Max scheme (i.e., no
DVFS) in every figure.
The system energy consumption was simulated by varying the task set uti-
lization at maximum frequency, cache stall ratio, and idle power consumption
while satisfying schedulability constraints for Earliest Deadline First (EDF)
scheduling.
Varying Task Set Utilization
Fig. 5.7 shows the average power consumption of the compared DVFS schemes
with varying utilization. As the utilization increases, the feasible frequency
scaling range decreases; as a result, the effectiveness of all the DVFS schemes
is reduced. When utilization is low, the Static multi-DVFS scheme con-
sumes less energy than the CPU-only DVFS scheme, because it saves energy
by setting a lower bus frequency without violating the deadline constraints.
Although the Baseline multi-DVFS scheme is close to Static and Dynamic
optimum multi-DVFS schemes in this figure, the effectiveness of the Base-
line multi-DVFS highly depends on the cache stall ratio, which we will show
in the next subsection. The difference in energy consumption between the




































Figure 5.8: Average power consumption with varying cache stall ratio and
constant utilization = 0.5.
Varying Cache Stall Ratio
Fig. 5.8 shows the average power consumption of the compared DVFS
schemes for varying task set cache stall ratio, MH
CH+MH
. The task set uti-
lization is fixed at 50%. When the cache stall ratio is low (representing a
CPU intensive workload), the Static multi-DVFS scheme takes advantage of
lowering the bus frequency without violating the deadline constraints. In
contrast, when the cache stall ratio is high, the CPU-only DVFS and the
Static multi-DVFS schemes have lower energy consumption than the Base-
line multi-DVFS scheme, because they are able to set a lower CPU frequency.
When the cache stall ratio is between 0.1 and 0.2, which is common in many
applications [103], the Static multi-DVFS scheme shows a clear advantage.
Note that the Static multi-DVFS scheme shows similar performance to the
Dynamic multi-DVFS scheme.
Varying Cache Stall Ratio Diversity
In the next experiment, we change the degree to which different tasks differ
in their cache stall ratio. Note that, when tasks are more diverse (i.e., when
a mix of CPU intensive and memory intensive tasks are present), the Static






























Cache stall ratio pair
Static
Dynamic
Figure 5.9: Comparisons on the average power consumption with different
diversity of cache stall ratio and utilization = 0.5, task set cache stall ratio
= 0.45. The configuration [min, max ] represents a task set in which half of
the tasks have a cache stall ratio of min and half have the ratio max.
DVFS scheme because it cannot customize frequency settings to each task.
As a proxy for task diversity, we change the variance of the memory stall
ratio across the task set keeping the task set cache stall ratio fixed at 0.45.
In Fig. 5.9, the average power consumption is plotted against the variance
in the cache stall ratio.
Note that, while the Dynamic multi-DVFS scheme is 13% better than the
Static multi-DVFS scheme for large variances, it is expected that in many
realistic embedded task sets tasks are reasonably homogeneous. For exam-
ple, in a process control system, where different tasks implement different
controllers, it is likely that the controllers do not substantially differ in mem-
ory stall ratio. For such sets, the performance hit of the Static multi-DVFS
scheme is less than 0.5%, which we deem acceptable. Investigation of efficient
dynamic multi-DVFS schemes is therefore left as a topic for future work.
Varying Voltage Scaling Range
Fig. 5.10 shows the average power consumption of the compared DVFS
schemes over varying voltage scaling range. The cache stall ratio is 10%
































Figure 5.10: Comparisons on the average power consumption with different
voltage scaling range and utilization = 0.5, cache stall ratio = 0.1.
scaling range, all DVFS schemes save more energy. However, all multi-DVFS
schemes are able to take greater advantage of the larger scaling range by also
controlling the bus frequency.
Simulation Summary
Simulation results show that cache stall ratio is one of the most important
factors affecting the performance of the Static multi-DVFS scheme. The
Static multi-DVFS scheme is effective for workloads with low cache stall
ratio, because it is able to set a low memory frequency without violating
deadline constraints. Additionally, the Static multi-DVFS scheme has lower
energy consumption compared to the CPU-only DVFS scheme when idle
power is high, because it can lower both the CPU and memory frequency and
make the utilization close to unity. The proposed Static multi-DVFS scheme
achieves good performance in a large range of evaluated configurations.
5.4.2 Experiments with Real Applications
In this section, we evaluate the multi-DVFS scheme on a real hardware using
two applications: madplay, a mp3 decoder, and dhrystone, a performance
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benchmark. The hardware configurations and the energy model are described
in Section 5.2.2.
Obtaining C and M
Our energy optimization method requires knowing C and M , the CPU and
memory cycles, respectively. Previously, we controlled C and M directly
by changing the number of loops in our synthetic program (Section 5.2.1),
however, there is no direct method to obtain these values for an arbitrary
program without hardware support (e.g. a performance counter).
Instead, we obtained C and M values indirectly with regression analysis
using the following methodology: (1) measure the execution time for various
clock configurations (combinations of CPU and bus frequencies), and then
(2) perform a non-linear least square analysis for Eq. (5.1) using the collected
execution time data.
Fig. 5.11 shows the execution time regression results for madplay and
dhrystone 2. In addition, a partial data crosscheck was performed on the
regression to verify its predictive capability. The full(1-8) data set used all
eight collected data points for the regression; half(1-4) used four data points;
half(5-8) used the complement of half(1-4). Table 5.11(c) compares mean ab-
solute error (MAE) of each regression model suggesting that the predictive
capability of the model is reasonable. The MAE of dhrystone is reasonably
small, indicating that this method is effective for estimating the execution
time of a CPU intensive task. The MAE of madplay is relatively large – up
to 3%. We conjecture that frequent I/O operations (e.g. mp3 file reads) and
the complexity of DRAM accesses result in this error.
Energy Optimal Frequency Selection
From the obtained C and M values, we performed an experiment to compare
the actual energy saving of our multi-DVFS scheme. We used a taskset that
consisted of madplay and dhrystone with a deadline of 10 seconds in both
programs. We used (C, M) values obtained from the regression: madplay is
2For madplay, we decoded a 10 second length, 1KHz sine wave mp3 file. Note that we
outputted the decoded pcm data to /dev/null instead of /dev/dsp, because we did not
consider the power consumption of the audio amplifier and DAC convertor chip in our










































(c) Mean Absolute Error
Figure 5.11: Execution time regression. measured shows actual measured
execution time at eight different clock configurations. full(1-8), half(1-4),
and half(5-8)) are regression models that used all eight data, first four data,
and last four data respectively. Table (c) is MAE of each regression on both
programs.
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MAX CPU-only Static Dynamic
Freq. (MHz) (200,100) (100,100) (40,20) [(24,24),(66,22)]
Energy (mJ) 1701.00 1588.63 1403.63 1392.62
Saving - 6.58% 17.46% 18.11%
Table 5.6: Comparison of actual energy saving. The second row,
Freq. (MHz), is shown in (fc, fm) format. The last column, Dynamic,




mov r0, r2 // no cache access




// cache stall loop
mloop:
ldr r0, [ip, r2, asl #2] // 100% cache miss
add r2, r2, r1 // increment pointer
// to next cache line.
cmp r2, r3
blt mloop
Figure 5.12: Synthetic program for calibration
(137.09, 42.37) and dhrystone is (169.37, 0.00), and compared the energy con-
sumption of the four schemes – MAX, CPU-only DVFS, Static multi-DVFS,
and Dynamic multi-DVFS – as described in Section 5.4.1. The experiment
was performed on the hardware platform described in Section 5.2.2.
Table 5.6 shows the actual energy saving for various schemes. The results
show that multi-DVFS schemes (Static and Dynamic) outperform CPU-only
DVFS scheme, as predicted from simulations, and the energy savings are up

































Figure 5.13: Comparison of average power consumption of synthetic and
dhrystone.
5.5 Discussion
In this section, we discuss the validity of our energy model calibration method
described in Section 5.1. Fig. 5.12 shows the main body of the synthetic
program we used. The program consists of two loops: (1) the computation
loop with no cache misses, and (2) the memory loop with 100% cache misses.
By changing the repetition count of each loop, we synthesized multiple tasks
with varying C and M values, and then used those tasks to calibrate our
energy model. Notice that this program used only five instructions: MOV,
ADD, CMP, BLT, and LDR. However, other instructions (e.g. MUL) may have
different power consumption per cycle [126]. Also, while we include cache-
hit memory access instructions (e.g. LDR) on cached data, in computation
cycles, it may consume more power than typical computation instructions
[127].
To investigate the effect of varying power consumptions for different in-
structions, we compared power consumption of our synthetic program, syn-
thetic, and dhrystone. dhrystone generates almost no cache misses so we
configured the synthetic program to only use the computation loop for com-
parison. Fig. 5.13 shows the average power consumption of the two programs
at eight different clock configurations. The result is normalized to the syn-
thetic program values. It shows that dhrystone consumes slightly more power
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(up to 4%) than synthetic, meaning that the model predicted power con-
sumption, calibrated from a set of synthetic programs, may be different from
real power consumption depending on the application’s instructions and the
number of cache-hit memory accesses. One way to improve the accuracy of
the power model is to extend it to include instruction and cache level power
consumption as in [128]. However, accounting for instruction-level details
will significantly complicate the model.
Minimizing the error while maintaining the simplicity of the model is a
challenging task in general. A possible method to improve accuracy is to use
representative real applications for model calibration. To do this, we would
need a precise method to obtain computation and memory cycles for each
application, for example, using a hardware performance counter as in [81].
5.6 Summary
In this chapter, we contribute to a realistic and flexible energy model for em-
bedded systems. The model focuses on CPU, system bus, and memory and
allows variable frequencies for those components. Through experiments on
a real hardware platform, we showed that the model can accurately predict
system-wide energy consumption. A solution was then derived to find fre-
quency assignments for multiple components considering system constraints.
Based on the model and the solution, we proposed a static multi-DVFS
scheme to schedule periodic real-time tasks, and we compared our multi-




In this thesis, we have attempted to address two critical challenges in the
design of real-time operating system for modern embedded processors: pro-
viding performance isolation and reducing power consumption.
We first focused on designing OS level mechanisms to improve isolation
performance on accessing shared memory subsystem in commodity multicore
platforms. The basic goal is to provide a memory bandwidth guarantee
to each individual core in a given multicore platform where all cores share
a memory subsystem. This is challenging because of the complexities of
DRAM and commodity DRAM controllers. We have designed a software
framework in Linux, called MemGuard, which is able to provide memory
bandwidth guarantees for real-time tasks at the granularity of every OS tick,
leveraging hardware performance counters. We also proposed reclaim and
sharing algorithms that improve the overall memory bandwidth utilization.
Next, we have attempted to develop a worst-case response time analysis
method for memory bandwidth regulated systems. Due to the seer com-
plexities of commodity hardware components, developing a sound analysis
framework is challenging. The analysis presented in this thesis, while limited,
offers a meaningful insight in understanding and designing more predictable
real-time systems.
Finally, we addressed the problem of finding best frequency assignments
of multiple tightly coupled DVFS components for periodic real-time systems.
By modeling and validating an energy model using a real embedded hardware
platform, we demonstrated the feasibility of jointly adjusting multiple DVFS
capable components. The proposed solutions were evaluated by simulation
and experiments on an actual hardware platform.
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6.1 Future Work
The research presented in this thesis is ongoing and we would like to pursue
several interesting avenues for future research.
First, in terms of shared resource management, another promising avenue
is DRAM aware memory allocation. Because DRAM is composed of multiple
banks that can be accessed in parallel, as explained earlier, careful allocations
can significantly reduce contention. For example, one may allocate memory
for a core in a certain core-private memory bank, which would substantially
reduce memory contention as shown in a recent study implementing private
banking at the level of the DRAM controller design [50]. However, we believe
OS level memory allocations would be more effective and flexible as it al-
lows more fine-grain (page granularity) control compared to hardware based
DRAM controller level approaches. We have already implemented a pro-
totype DRAM-aware memory allocator in Linux kernel that shows promis-
ing early results. We plan to explore algorithms that provide better pre-
dictability without significantly reducing accessible memory space, which is
the main problem of private banking based DRAM controllers [50, 53], for
real-time systems. It would be also interesting to investigate joint applica-
tion of the memory management techniques (both bandwidth and space) and
cache space management techniques (e.g., [30]) for better predictability and
performance.
Next, for emerging real-time systems such as Drones (or UAVs), their
utility is largely limited by battery life as it determines how long they can
operate in the air. Power-conscious scheduling is, therefore, of paramount im-
portance. In this thesis, we presented the MultiDVFS that jointly optimizes
multiple DVFS capable components for maximum energy saving. However,
recent trends in micro-processor design suggests diminishing returns of DVFS
and growing importance of DPM [129], because the relative contribution of
static power consumption, which can be altered by DPM, has grown signifi-
cantly compared to the contribution of dynamic power consumption, which
can be adjusted by DVFS. We plan to extend the presented MultiDVFS work
to consider multi-level sleep states offered by modern processors at the RTOS
level for maximum energy saving for real-time systems.
Finally, we plan to investigate ways to provide better performance guaran-
tees in the cloud computing infrastructure such as Amazon EC2. As reported
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in [130], today’s cloud platforms do not provide guaranteed computing per-
formance: performance varies considerably over time and over different VMs
of the same type. Rigorous resource management techniques such as ones
presented in this thesis may help cloud providers to offer more predictable
virtual machine performance and open the door for new applications that
would have been difficult to run in the cloud. We would like to explore this
possibility in the future.
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